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ABSTRACT 
The well known advantages of LSWLSI technology has provided a great 
impetus to the circuit designer of continuous-time analog filters to develop networks 
in a form which is compatible with the appropriate IC technology. In addition, not only 
modem electronic systems are becoming more and more complex in nature, with 
stringent circuit requirements, but also incorporate hybrid realizations of analog and 
digital subsystems. This has provided further motivation of fabricating such systems 
with analog and digital subsystems on the same semiconductor chip in high level of 
integration. The digital system design and its implementation in USl/VLSl tech-
nologies, particularly in the MOS/CMOS form, has gained maturity and acceptability. 
However, lot of scope of work is still present in the area of analog circuit design for 
developing circuitiy to suit MOS/CMOS implementation. 
The switched capacitor networks (SCNs), which use operational amplifiers 
(GAs), C-ratios and electronic switches in their implementation, are conveniently 
implementable in the MOS- technology. These are sampled data networks and have 
already gained acceptability in the industry in their monolithic form. The SCNs provide 
excellent results, alongwith, the advantages of MOS-technology, particularly at the 
lower frequencies. However, their good performance is not transferable at higher 
frequencies This provides a definite scope of work in the realization of analog filters 
for reliable high frequency range. 
Recently, a relatively new class of continuous-time analog active network, called 
the transconductance-C network, has shown great potential for the realization of 
continuous-time analog circuits suitable for implementation in the MOS/CMOS tech-
nology. This thesis is primarily concerned with the realization and study of transcon-
ductance-C simulators, filters and oscillators. The transconduc-tance-C networks may 
further be classified as: (i) operational transconductance amplifier (OTA)-C networks, 
and (ii) transconductor element (TE)-C networks. Both these classes of networks have 
been realized and studied in this thesis. 
The transconductance-C filters use transconductors, in the form of an OTA or 
a TE, as the active device, alongwith capacitors/capacitor-ratios in their realization. 
Such transconductors in the monolithic form have a number of attractive features, such 
as, linear wide-range tunability of the gain (gm) with bias-control, high functional 
versatility and large bandwidth. These properties correspondingly reflect in the 
transconductance-C filters and oscillators and lend them attractive features. These 
networks will be shown to have : (i) wide-range electronic tunability, (ii) reliable high 
frequency performance, (iii) versatility of multifunctional realization, (iv) simple and 
low component circuit realization, and (v) suitability to convenient implementation 
in the MOS/CMOS technology. 
Realization and performance study of OTA-C and some 'all active' device 
immittance simulators is considered. Generalized schemes are suggested for the 
realization of grounded, as well as, floating immittance simulators, which are classified 
into : (i) inductor and inductor-based circuits, (ii) FDNR and FDNR-based circuits, 
and (iii) FDNC and FDNC-based circuits. It is shown that the floating immittance 
simulators realized and studied in this thesis obviate the well known drawbacks of 
requirement of excessive component count and stringent matching constraints. All the 
immittance simulator realizations are found to have attractive sensitivity performance 
and wide range electronic tunability. Some important practical considerations are 
discussed. The theoretical results are verified through experiments, as well as, simula-
tion studies. The immittance simulators are subsequently used in the realization of 
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transconductance-C filters and oscillators. Higher-order, low sensitivity OTA-C filters 
are obtained using the ladder simulation and multiloop feedback/coupled biquad 
approaches. In the ladder simulation technique, the following three methods, based on 
element substitution approach, are considered : (i) L-based approach, (ii) FDNR-
based approach, and (iii) FDNC-based approach. Each method is shown to realize 
higher-order OTA-C ladders using only OTAs and capacitors. OTA-C circuits are given 
for low-pass, high-pass and band-pass ladders, using each of the above techniques. A 
comparative study of the different approaches is made and some important inferences 
are given. 
Among the multiloop feedback and coupled biquad approaches, the Leap-Frog 
(LP) and Follow-The-Leader-Feedback (FLF) techniques are discussed for the 
realization of higher-order OTA-C filters. Simulation results are included in support 
of the theory developed. 
The cascade form synthesis approach for the realization of higher-order OTA-C 
filters is next considered. Some highly versatile basic building blocks, in the form of 
Universal Biquadratic Filters (UBFs), are realized and studied. These are shown to 
have high functional versatility in providing all important second-order responses, 
convenient wide-range electronic tunability, besides suitability to MOS-implementa-
tion. Also, wide range of parameter values may be set directly through the electronic 
tunability available in the UBFs. By using identical UBFs in cascade, a highly modular 
approach to the design of higher-order OTA-C filter is given. A scheme is also 
suggested for the generalized realization of higher-order filters in monolithic form, 
satisfying a wide range of filter specifications and parameter requirements. The circuit 
may be configured through switching circuitry and digital control (available on the same 
chip) to realize any type of higher-order response extendable over a wide range of 
frequencies. The scheme is expected to find attraction in the realization of CMOS 
universal higher-order continuous-time analog subsystem, which may be implemented 
with digital subsystems in the realization of hybrid electronic systems. 
Next, the realization and study of wide-range electronically tunable oscillators 
is considered. As good performance, conventional oscillators are already available in 
the technical literature in the OTA-C form, only one such circuit is considered and 
realized from the UBF itself. In this thesis, emphasis is basically placed on the 
realization and study of multi-phase sinusoidal oscillators (MPSOs). A generalized 
scheme is suggested for the realization of oscillators with odd number of phases. It is 
slightly modified to include the realization of even-phase MPSOs. From the suggested 
scheme, three and six phase oscillator circuits are derived. A scheme is also suggested 
and utilized for the circuit realization of two tunable quadrature oscillators. Some of 
the oscillators are experimentally tested and found to have good quality and stable 
output, maintaining constant amplitude level over a wide range of frequency. 
The Transconductance Element (TE) has gained wide popularity as a transa>n-
ductor, because it occupies much smaller chip area as compared to an OTA and at the 
same time retains its attractive features. The TE-based realizations of immittance 
simulators, filters and oscillators are considered. It is also attempted that as far as 
possible, the TE-C realizations should use only grounded capacitors. Such TGC-cir-
cuits are given for the negative imi>edance converter and generalized impedance 
converter. The general immittance simulation scheme for the OTA-C circuits are 
shown to be equally applicable to the TE-C case. Some circuit realizations of important 
immittance functions are included. Generalized inverting/non-inverting multifunc-
tional blocks are suggested and studied. These are used in deriving some important 
basic building blocks for network synthesis. 
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Multifunctional biquadratic filters are also realized in the TGC- form. These 
are shown to have attractive performance figure, tunability and high degree of ver-
satility. As such, they may be used as the basic building block for the realization of TE-C 
higher-order filters in the modular form, as discussed earlier for the OTA-C circuits. 
The realization of TGC-oscillators and quadratic oscillators is also given. Once again 
the schemes for the realization of MPSOs, considered earlier for OTAs, are shown to 
be applicable for the realization of circuits in the TGC-form. 
Finally, the main results of the work are discussed. Also, some important 
problems are suggested for further work in the area of continuous-time analog 
monolithic filters. 
In the thesis, the theoretical investigations are appropriately supported either 
by experimental results or simulation studies. In general, it has been shown that the 
transconductance-C networks exhibit high performance, reliable high-frequency 
operation, wide-range linear tunability of circuit parameters and suitability to MOS-
implementation, particularly in the CMOS-form. This definitely proves them to be a 
significant class of networks for the realization of analog circuits in the design of hybrid 
monolithic systems. 
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
The growing size, complexity and exacting dema nds of modern signal processing 
systems have made it essential to design and fabricate them in the microminiaturized 
form, using high level of integration. This provides the well established advantages of 
obtaining high grade performance and reliability within low cost, weight and size. The 
present trend is to use LSWLSI design in the implementation of electronic circuits 
and systems. Many of present complex electronic systems are hybrid in nature and 
incorporate, both, digital as well as analog subsystems. The general trend is to have a 
digital processing sub^tem, with the interfacing provided through analog subsystem. 
The interfacing lends connectivity between the real world of analog continuous-time 
signals with the digital world of sampled and digitally encoded signals. These circuits 
have to perform specific functions, such as, amplification, filtering, data conversion, 
waveform generation, etc The requirement of having both the analog and digital 
subsystems in the composite electronic system has provided a driving motivation 
towards the use of LSIA^LSI technologies for the fabrication of, both the analog and 
digital subsystems on the same silicon chip. 
The design of digital systems in the contemporary MOS technologies has 
become well established and standard techniques are existing for the job. However, the 
design of analog circuits to suit LSWLSI MOS implementation is still forming a topic 
of contemporary research. In this thesis, an attempt has been made in providing suitable 
realization schemes for the continuous- time, high frequency, monolithic, active net-
works, which use transconductance amplifiers and capacitors as circuit elements. 
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1.2 Important Category of Active Filters 
The general area of analog circuit design has greatly been influenced by the IC 
technology. In fact, the technology has been dictating terms to the circuit designer for 
developing clever techniques to build active filters and networks, so that their con-
venient implementation is possible in the desired monolithic form. This cannot, in 
general, be achieved only through minor modifications. In fact, it has witnessed the 
complete overhauling of the old design philosophies and has in turn given birth to the 
newerclass of filters, alongwith, their corresponding design techniques. This is evident 
from the fact that the last three decades have seen the growth of active filters from the 
active-RCform (suitable for hybrid-IC implementation), to the present-time switched 
capacitor and transconductance capacitor networks (suitable for true monolithic im-
plementation) " . 
In the early seventies, active-RC networks were dominating the scene of analog 
design ' . These were fabricated in the hybrid- IC technology using monolithic 
operational amplifier (OA) as the active device, and precision RC-components, fabri-
cated in thin or thick film technology^ . These integrated circuits were not truely 
monolithic and required unrealistic large silicon chip area. Besides this, the fabrication 
of precise resistors and capacitors for the accurate setting of filter parameters posed 
yet another problem. 
The birth of active-R networks gave promise to the monolithic implementation 
21 31 
of analog active networks " . These networks drive their frequency response from the 
internal dynamics of the operational amplifier and, thereby, eliminate the use of 
capacitors in their implementation. As such, the active-R circuits only require OA, as 
the active device, alongwith ratioed-resistors. The OAs and R-ratios (in high precision 
and stability) may conveniently be implemented in the bipolar monolithic technol-
ogy . As non-ideal behaviour of the OA itself has been taken into consideration in 
the design, by treating the amplifier as an integrator, the active-R networks give reliable 
high frequency operation upto a few megahertz range. 
The recent developments in MOS technology has given birth to good quality 
102-MOS amplifiers, which require 1/2 to 1/3 die area as compared to the bipolar OAs 
^^. Moreover, the C-ratios can be implemented in much higher precision and with 
lower drifts than the R-ratios, realized through bipolar technology"^ . The ratioed 
capacitors, can provide tolerances of 0.1 percent or less, with virtually unmeasurable 
voltage and temperature drifts, besides using very small chip area. By realizing C-ratios 
through low-valued capacitors, not only the chip area is optimized, but also the required 
high impedance level is achieved. The above features of the MOS technology led to the 
birth of important class of filters, such as, OA-C filters and switched capacitor filters. 
The OA-C filters are similar to the OA-R filters and derive their frequency 
response from the non-ideal behaviour of the amplifier . Only, instead of using 
R-ratios, they employ C- ratios. These can conveniently be fabricated in the MOS 
32 35 technology, with all their attractive advantages mentioned above " . As for the circuit 
performance, there is not much difference to choose between the OA-R and the OA-C 
networks. The problem which has hindered the industrial adaptation of the OA-C and 
OA-R filters is the temperature dependence of the amplifier parameters and large 
component spreads. In the monolithic form, the tuning of these parameters and 
stabilization of drifts makes the circuit performance doubtful, particularly, under 
vaiying environmental conditions. 
The Switched Capacitor Networks (SCNs) are sampled-data networks, rather 
than continuous-time networks ' . However, their filtering operation is sfill analog 
in nature. They are realized using OAs, C-ratios and electronic switches. The charge 
transfer through rapidly switched capacitor functionally simulates a resistor. The 
RC-products, which set the circuit parameters in an active network, can be realized 
through capacitor ratios. This has made the SCNs veiy suitable to implement in the 
monolithic form. These circuits present area efficient and accurate implementation, 
without the need of on-chip tuning. The SCNs provide excellent results, alongwith, the 
advantages of MOS- technology, particularly, at lower frequencies. The required 
sampling, frequency limitations of the active device, viz., the OA, and the technological 
constraints bring restrictions on the higher frequency range of operation of these filters. 
Normally, the conunercial applications are restricted to signal frequencies below 50 
KHz. The signal processing through switching necessitates switching, sample- and-hold, 
antialiasing and reconstruction circuitry. This not only demands-additional silicon area, 
but also generates noise, specially the switching- noise and the clock-feed through. Still 
the overall picture is that the SCNs provide attractive practical filters, implementable 
in MOS-technology for the audio frequency range of operation. 
In this thesis, a relatively new class of continuous-time analog active networks, 
called the transconductance-C networks, will be realized and studied. These filters 
require a transconductance amplifier, such as, operational transconductance amplifier 
(OTA) or a transconductance element (TE), besides capacitors. It is now strongly being 
felt that the transconductance amplifiers are the more 'natural-gain devices', where 
the output current is controlled by an input voltage. They generally provide significantly 
higher bandwidths as compared to the OAs and therefore have reliable high-frequency 
performance. In addition, such devices have simpler circuitry for integration and highly 
convenient electronic tuning through the bias-control. From the work reported in this 
thesis, it will also become apparent that the transconductance-C networks have simpler 
circuit realizations and convenient design, as compared to the OA-based circuits. 
The basic development of transconductance-based active filters have the same 
concept as that of the OA-based designs where the parameters are set by RC-products, 
and in the transconductance-C case, this becomes C/gm - ratios. All the other circuit 
parameters, such as, gain or quality factor (Q) are set by ratios of capacitors or 
transconductances . The gm-elements also provide the required gain for realizing 
complex poles. It may be observed that there is no need for physical resistors, as the 
transconductance can directly be used to simulate the function of resistor. Thus, the 
function of'R' is merged in 'gm' itselt Moreover, such resistors are tunable by varying 
thebiasof transconductors. This makes it evident that in the transconductance-C filters, 
which are basically gm-C filters, the circuit parameters can conveniently be tuned 
electronically. This class of filters are showing great promise for monolithic CMOS-
implementation. In addition to the points discussed above, they have extremely reliable 
high frequency range of operation. The investigations made on this class of networks 
by the author shall be reported in subsequent chapters of the thesis. 
1.3 Basic Techniques for Transconductance-C Synthesis 
In any form of active network synthesis, the starting point is the realization of 
transfer function 
^(^) = ^ 2 ^ ^o,- 2. 
' •^^eT-'^^' (u) 
which is obtained from the network specifications by using approximation 
technique. The function is required to be implemented in an efficient manner with low 
sensitivities to component tolerances. In this thesis, different techniques shall be 
described for the realization of such functions with transconductance-C circuits. No 
attempt shall be made for the 'direct form realization', as they greatly suffer from high 
sensitivity and unreliable performance . The following approaches, which have given 
encouraging results in active-RC synthesis, shall also be considered for the design of 
transconductance-C filters with appropriate modifications : 
(1) Ladder simulation through element substitution approach 
(2) Multiloop-feedback or coupled biquad approach 
(a) Follow- the-Ladder-Feedback (FLF) technique, 
(b) Leap-Frog (LF) technique. 
(3) Cascade form approach. 
In general, the ladder simulation approach attempts to the active realization of 
passive doubly- terminated LC ladder filters in order to achieve the well known 
excellent sensitivity properties. This may be done through element substitution or 
through the operational simulation of ladders ' ' . This approach is extremely 
popular when low sensitivity filters, satisfying stringent requirements are to be realized. 
They also incorporate the advantage of using the vast literature in the area of lossless 
filters by employing the passive filter tables and monographs ' . Their general 
drawbacks seem to be in the use of large number of active devices and also in having 
an LC passive prototype available before the design can be attempted. 
In the element substitution technique the original passive prototype (or its 
transform version) is first obtained for realizing the circuit specifications. The circuit 
elements of the prototype, which do not suit implementation in the IC technology, are 
then replaced by the corresponding immittance simulators. Three different types of 
element substitution techniques have been considered in this work for transconduc-
tance-C filter realizations. 
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In the multiloop Teedback or coupled biquad techniques, the higher-order 
transfer function of eqn. (1.1) is decoupled into second-order sections . Such sections 
are interconnected in appropriate feedback configuration. The feedback available in 
the topology between the biquads helps in the reduction of the network sensitivities. 
This approach, therefore, provides fairly good level of modularity at low sensitivity. A 
large number of topologies are available in the technical literature. It has been found 
that basically there is not much to choose from sensitivity considerations between the 
various methods available among this catagoiy. However, we shall only consider the 
more popular methods, viz., Follow-the-Leader Feedback (FLF) method and Leap-
Frog (LF) method ' . Though these techniques are more suited to the realization of 
all-pole (low-pass) functions, however, they can be modified to suit the realization of 
other types of functions also. 
Probably the most popular method for the convenient design of higher-order 
filters is the cascade form approach. In this method, the higher-order function is 
decomposed into second-order functions. The total function is realized by providing a 
non- interacting cascade of the biquad stages. This method provides good level of 
modularity. The cascade method has been accepted in industiy for its convenience to 
efficient circuit implementation. The technique also provides realizations with lowest 
active component count, and thereby, lowest power consumption. The method enjoys 
convenience of tuning. Each biquad, which is responsible for the realization of only one 
pole-pair and zero- pair, can conveniently be adjusted throgugh parameter tuning. In 
the transconductance-C circuits, wide range electronic tunability is inherently present 
This, therefore, provides a very significant added advantage. In the thesis, technique is 
suggested for the realization of highly versatile monolithic filters with high level of 
versatility using the cascade approach. The only drawback in this approach is that due 
to the decoupling of the biquads, the sensitivity tends to become high for higher-order 
filters (n > 8) having stringent requirements. 
The approaches discussed above had widely been used in active-RC synthesis. 
In the present work, they shall be worked out for the design of transconductance-C 
filters, suitable for implementations in the monolithic form. 
1.4 Components for Transconductance-C Networks 
The basic intent of the present work is to derive the realization schemes and 
their corresponding circuits for high performance continuous-time analog filters and 
oscillators, which can conveniently be fabricated in the contemporaiy MOS technology. 
As has been stated earlier, the IC design of the circuits will not form the scope of work 
of this thesis. 
In the transconductance-C networks, either the OTA or TE will be used as the 
active device. In some immittance simulators, the 'all- active' realizations, using mixed 
sources, viz. OTAs and OAs, will also be considered. The capacitor will be the only 
passive component used in the realizations. In some multifunctional filters, MOS-
switches and invertors may also be required. With the present state of technology, all 
the active and passive components mentioned above may conveniently be implemented 
in the MOS-form. A brief discussion is now given for such components used in the 
implementation of transconductance-C networks. 
1.4.1 Passive components: MOS-capacitor and Analog Switch 
MOS-Capacitor: The passive element almost invariably used in work is the 
MOS- capacitor or capacitor ratios. In some of the realizations, for providing suitable 
d.c bias and stability to the circuit, non- critical, high-valued resistors may be required. 
In MOS- technology, Pinched Resistors of high value ( ^ 2 A/ Q) and poor accuracy 
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can conveniently be fabricated and used for the purpose. The cross-sectional view of 
a pinch resistor is shown in Fig. 1.1. The 'well' or 'tub' region in bulk CMOS process 
has sheet resistance of around 1.5 K ohms per square or higher, which conveniently 
realizes the high resistance values required for the purpose. 
Capacitors constitute the most natural element in MOS- technology. It may be 
employed in the fabrication of analog circuits in the range of 0.1 pF to 100 pF. As 
capacitors or C- ratios basically determine the time-constant of the circuit and govern 
the circuit parameters, these are required in tight tolerance, good thermal voltage 
stability and excellent tracking. Such features are now conveniently available in MOS-
capacitors . Absolute tolerance of MOS- capacitors is not as good as its C- ratios. 
However, as the OTA or TE used in the circuit realizations have convenient wide range 
tunability, the lower absolute tolerances of capacitors can be taken into consideration 
in the post design tuning adjustments. An attractive feature provided by capacitor/C-
ratios is that by employing low-valued capacitor, not only the important Si-chip area is 
saved, but also the desirable high impedance level is provided to the circuit The 
MOS-capacitors having low voltage temperature coefficient and good precision may 
be fabricated through following techniques : 
(i) Metal-oxide-ciystalline silicon capacitors, 
(ii) Poly silicon-oxide polysilicon capacitors, and 
(iii) Silicon gate MOS-capacitors. 
Rather than considering the technological asF>ects here, only some of the 
important characteristics of the MOS-capacitors are discussed. 
A key advantage is presented in the fabrication, and subsequently in the 
reproducibility of the frequency selective networks, in case the circuit parameters are 
in terms of ratioed-Cs rather than their absolute values. This is because, to a fairly good 
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level of approximation, the ratio of the two capacitors within the same integrated circuit 
depends on the area-ratio. Such ratios can be fabricated in today's technologies to 
better than 0.1 percent conveniently. The C-ratios also have high stability and insig-
nificant voltage and temperature drifts for almost all practical applications. 
The equivalent circuit of MOS-capacitor is shown in Fig. 1.2. The parasitic 
capacitances can range from 0.01 to 0.001 times the desired value of the MOS-capacitor, 
depending upon the capacitor size, its layout and the technology used. The parasitic 
capacitances are unavoidable when fabrication is made. Their effects may, however, be 
reduced considerably through a proper layout of the system. Some standard computer-
aided layout programs are also presently available for this job. Also, in a number of 
filter topologies, the effect of parasitic capacitors may also be included to advantage in 
the design itself'^  . This may be done by absorbing the parasitic effect in the C-value of 
the circuit itself, when such parasites appear in parallel with the circuit capacitor. It will 
minimize the undesirable effect of the parasite on the filter performance and will 
additionally help in reducing the value of C, and thereby the chip area in the fabrica-
tion. 
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Analog switches 
The transistor-based analog switches are required to have veiy high switching 
speed, extremely low ON resistance (ideally zero) and a very high OFF resistance 
(ideally infinite). Both bipolar and field effect transistors (JFETs, as well, as_, 
MOSFETs) may be used in the design of an analog switch. However, the practical 
switches almost invariably use FETs, because of their inherent symmetry and absence 
of offset voltage. In the FET class of switches, monolithic analog switches are available 
in NMOS, PMOS and CMOS forms. As the analog circuit realizations discussed in the 
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present work are suggested for CMOS implementation, only such switches are now 
briefly considered. 
Basically, a CMOS analog switch consists of a parallel combination of NMOS 
and PMOS transistors, alongwith, the associated driving-circuitry. This includes an 
invertor to provide the opposite polarity control or gate voltages for the MOS-transis-
tors, as shown in Fig. 1.3. All the MOS-switches have near ideal OFF resistance. The 
MOS analog switches are now available as an off-the-shelf item. The CD4016 (National 
Semiconductor) chip has four independent CMOS-switches, alongwith, associated 
driving circuitry in its package. It has a maximum ON resistance of 500 ohms at 15 volts, 
which rises to 900 ohms at 10 volts. A switch with much better ON resistance is the quad 
bilateral CMOS switch, CD4066. The ON resistance of each of its switches is not only 
lower, but also constant It is between 80 to 110 ohms over the input voltage of -7 to 
-l-7volts with supply voltage of 10 volts and comes down to 50 to 70 ohms over the same 
input voltage span when the supply voltage is increased to 15 volts. 
An example of a very fast, low resistance, CMOS analog switch is HI-201/HS. 
Dielectric isolation is used to ensure the switch to have low parasitic capacitances. The 
16-pin DIP package contains four SPST analog switches with the turn-on time of 30 ns 
and an ON resistance of 30 ohms. The leakage current of the OFF state is only 0.3 nA. 
The details of analog CMOS switches may be found in Reference 20. 
The discussions clearly demonstrate that technology is available for the con-
venient implementation of high performance CMOS switches. The CMOS switches will 
be used in some of the synthesis techniques considered in this thesis. 
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1.4.2 Active devices : OTA, TE and OA 
The monolithic transconductance amplifiers, in the form of operational 
transconductance amplifier (OTA) and the transconductor element (TE) will basically 
be used as the active devices in the realization of continuous-time monolithic analog 
networks considered in this thesis. Only in some circuits of immittance simulators, 
employing mixed source of OTA alongwith OA, the MOS-operational amplifier (OA) 
will additionally be used. 
Operational Transconductance Amplifiers 
The monolithic OTA is now commercially available in the chip-form and is 
proving out to be a strong rival of the monolithic OA in the area of analog circuit design. 
Basically, an OTA is a Differential Voltage Controlled Current Source (DVCCS), 
characterized by the transconductance gain (gm)- It can, however, conveniently be made 
to work as a Differential Voltage Controlled Voltage Source (DVCVS) by providing a 
cascaded buffer stage. The monolithic OTAs have all the attractive features of an OA. 
In addition, they exhibit greater versatility in function realization, provide easy design 
and simpler circuit realizations and have much improved high-frequency performance. 
The OTAs commercially available have bandwidths in 1 to 10 MHz range. 
However, simple-purpose monolithic transconductances for use in integrated filters 
have been designed with bandwidth over 100 MHz. Such frequency ranges are 
unimaginable with OAs as the active device. In addition, the highly linear control of gm 
with bias current or voltage (depending upon the technology used) over a very wide 
range of several decades, presents convenient electronic tunability to the OTA-based 
circuitsl^^-l^. 
The OTAs are available both in the MOS, as well as, bipolar forms. The symbolic 
representation of an OTA is given in Fig. 1.4(a). The small signal model of an ideal 
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OTA is shown in Fig. 1.4(b) and that of the non-ideal model in Fig. l,4(c), where Rj 
and Ci are the input resistance and capacitance and Ro and Co are the corresponding 
output parameters. To a high degree of approximation, this non-idealness may be 
ignored in the filter design without exhibiting significant performance degradation. 
Some important circuit characteristics of the MOS and the bipolar OTAs are 
outlined below. From the ideal model of the OTA, its output current is given by 
Io=gm(V^-V-) (1.1) 
In the case of MOS-OTA, the transconductor current, obtained from its device 
physics, is 
I o = g m V = K(Vc-Vth)V (1.2) 
where gm = (Vc - Tth) and Vth is the n-channel threshold voltage. The constant 
K depends upon the process parameters and geometry. It may be noted that in 
MOS-OTAs, gm is tunable with the control voltage Vc over a wide range. In the case 
of blpolar-OTAs,^^ we have 
gm = h IB (1.3) 
where h is the proportionality constant and depends upon temperature, device 
geometry, process used, etc. For the popular bipolar OTAs commercially available in 
the market, h = (1/2) VT, and therefore 
IB 
gm 2 VT (1.4a) 
or 
gm= 19 .231B (1.4b) 
at a room temperature of ZS'' C. It is evident that in the bipolar case, gm is 
directly controlled with the bias current. This variation is available over a range of 3 
to 6 decades 
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The commercially available OTAs have certain practical limitations, as is the 
case with any active device. Their details maybe obtained from the manufacturers data 
107 108 
sheets and application notes ' . Among the important restrictions is the limited 
range of Input voltage ( < 20 mV), which must be adhered to for ensuring circuit 
operation in the linear region. The other limitations, such as, restricted output signal 
swing and the requirement of dc path at the input terminals for bias currents are alsQ 
present, as in the case of an OA. 
However, unlike the OA, the OTA does not have serious (Irequency limitation 
problems, because of its much higher bandwidths. From frequency consideration, it 
may safely be assumed to work as an ideal, frequency invariant device over the range 
of a few megahertz. However, at sufficiently high frequencies, the transconductor also 
starts exhibiting excess-phase problem like the OA. These in turn affect the perfor-
mance of transconductance- C filters. TTie parasitics inside the device cause the phase 
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error, which may be modelled by 
gmm= | g m O c ^ ) | e - ^ ' ^ ( - ) ^ | g ^ a ^ ) | ^ " - ' ' " ' ^ " ^ (1.5) 
where, r (cy ) is the intrinsic transconductance delay due to the parasitic ele-
ments in the layout of the circuit Because of the better frequency response of the 
transconductor, the effect of r ( a ; ) is hardly noticeable upto a few tens of megahertz 
range. However, at higher frequency operations of gm-C circuits, the excess phase may 
affect important circuit parameters. Also, Q- enhancement may occur, resulting in the 
slanting of the filter response. 
The above expression clearly demonstrates that the more attractive application 
of OTAyHTE-C filters lies in the high frequency domain. At lower frequencies, such as 
in the audio range, the well known switched capacitor filters may prove to be equally 
good. 
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The details of internal circuitry of an OTA is not considered here, as it does not 
fall under the scope of work of this thesis. However, the schematic diagrams of a 
bipolar-OTA is given in Fig. 1.5(a) and its equivalent circuit in Fig. 1.5(b). For the 
CMOS-OTAs, the schematic diagram is included in Fig. 1.6(a) and the nonlinear error 
of the transconductor in Fig. 1.6(b). For details one may refer to Reference 41 for the 
aspects connected with the biasing of OTAs. Also included in this reference are the 
various compensation schemes for bipolar-OTA, in which the gm is inversely propor-
tional to T. 
MOS-Operational Amplifiers: 
As has been pointed earlier, MOS-OAs are only employed in the work reported 
in this thesis in some mixed source realizations of immittance simulators. The schematic 
diagram of a CMOS-OA is shown in Fig. 1.7. The MOS- OAs have gained their wide 
popularity because of their extensive use in the realization and design of switched 
capacitor networks, which are proving out to be an important class of monolithic 
networks for low -frequency applications. In general, the performance characteristics 
of a MOS-OA is similar to that of a bipolar-OA. A big volume of literature is also 
existing in this direction. The MOS-OA also has frequency limitation similar to that of 
27 the bipolar OA and may be modelled by 
^ , , Aocoa e~^'^ B e~^^ 
A (s) = = 
S+OJa S+(Da (1.6) 
where, Ao is the open -loop dc gain, (Da is the 3dB-frequency and e ~^ is included 
to account for the delay ( T ) or the excess phase ( — (DX). The term, B ( =Ao a>a ), is 
the gain band-width product of OA and constitutes a figure of merit for the device. 
Since the low frequency pole {(Da) is usually of the order of 2:7r krad/sec for an 
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integrated MOS-OA, therefore in high frequency applications, i.e., co > > (Oa, eqn. 
(1.6) may be simplified to 
• ^ « = ! ^ " " (1.7) 
If the excess-phase effect term is neglected, i.e., r = 0 (fortw < 0.1 B), eqn. (1.7) 
reduces to 
^ (^ ) = f (1.8) 
This simplified or integrator model of an OA may conveniently be used in 
designs from a few kilohertz to a few hundred kilohertz range. In circuit designs for 
higher frequencies, the model depicted by eqn. (1.7) may be used upto a few megahertz 
range. 
IVansconductance Elements ' 
In the design of fully integrated continuous-time analog filters, the transconduc-
tance element (TE) is becoming a strong rival of the OTA, because its IC implemen-
tation is signiHcantly simpler. Even if the design requires a larger number of TEs, it 
generally proves out to be more economical from the consideration of chip area as 
compared to its OTA-based implementations. The basic circuit characterization of a 
TE is similar to that of the OTA discussed earlier and hence the resulting realizations 
are also the transconductance-C circuits. The TE enjoys tunability of its gm, like the 
OTA It is perticularly convenient and compatible with digital system implementation 
in CMOS technology. Among the TE-C class of filters, the design with only grounded 
capacitors is not difficult to achieve. The grounded capacitors are the natural elements 
for the simplest single-poly process. In addition, the use of grounded capacitors 
provides convenient absorption of most of the capacitive shunt parasites. Such designs 
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will be considered in Chapter 6 of this thesis and are popularly called the Transcon-
ductor Grounded Capacitor (TGC) circuits. 
The symbolic representation of the TE is shown in Fig. 1.8(a) and its equivalent 
circuit in Fig. 1.8(b). The parasitic capacitances are shown in the dashed form. A simple 
low component CMOS realization of a transconductance element is given in Fig. 1.8(c). 
It consists of two matched n-channel devices, along with, two matched p-channel 
devices and all the four MOS transconductors are worked in the constant current 
saturation region. This single ended device can be shown to realize the gm as given 
below : 
8m = y.= 4/C# {VG - VTC) ^jg^ 
(1.10) 
where, 
^ r c = I E ^ r = I [VTn\ + VTni + | K7>2 | + | VTpA \ ) 
and 
{y/Zi + V^f (1.11) 
is the effective transconductance parameter of the circuit Kn and Kp are the 
transconductance parameters of the individual n- channel and p-channel devices, 
respectively. 
1 W 
Kn,p = 2 if^eff Cox -J^) \n,p (1.12) 
Here, fieffj Cox, W and L are the effective mobility, oxide capacitance per unit 
area, channel width, and channel length respectively, and VTn.p are the threshold 
voltages of the devices. It is assumed that 
Iflejf.n.Cox = 2AfiA/V^, ^fieff.pCox = 9fiA/l^ 
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VTn = -VTp = 0.95 V, L = Sum. 
Fully Balanced OTA^^ 
In system design, with the analog and digital subsystems on the same semicon-
ductor chip, there is an eminent danger that switching noise, etc., may be injected into 
the analog signal circuitry and cause serious deterioration of the signal-to-noise ratio. 
The noise may be injected into the filter either directly or via the substrate, the power 
supply and the ground lines. This problem may be circumvented by using differential 
rather than single-ended structure. In addition, by using fuUy balanced circuitry with 
completely symmetrical layout, the parasitics affect equally the inverting and non-
inverting signal paths as common-mode signals. The differential circuit with good 
power supply and common-mode rejection eliminate the noise effects to a large extent 
Such designs are however more complex and occupy larger chip area, as they require 
a great deal of duplication of the circuitry. 
In this thesis, such designs are not considered. Moreover, once the single ended 
design has been found, it can coveniently be converted into fully balanced configuration 
through well known techniques ' . 
1.5 Performance Study - Application of PSPICE^^ 
In this thesis, besides the theoretical performance studies, the circuit realiza-
tions and their designs will also be verified either through experimentation or through 
simulation studies. 
The enormous complexity of modem integrated circuits have made it essential 
to use computer-aided circuit analysis. The available simulation packages provide a 
vastwealth of information about the circuit performance, which is otherwise impossible 
to obtain with the laboratory prototype measurements. Probably, the most popular and 
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versatile simulation package for the circuit studies is the SPICE. It was developed at 
University of California, Barkley in early 1970s and had since become a de- facto world 
standard for circuit simulation. Its various versions, with wide ranging features, dis-
persed over a large range of costing are now available as off-the-shelf items. These may 
be run from machines ranging from fairly well configured PC- ATs to powerful main 
frames. With the increasing availability of PC-family at low cost with high performance, 
the PC-version, PSPICE^ has gained wide popularity. 
In this thesis, the student version of PSPICE has been used for the performance 
evaluation of the circuit realizations, as higher and more powerful versions are not 
available at the University. The restrictions of the package on the maximum number 
of the transistors has been overcome by developing suitable MACROS, called 
<subcircuit', for the OTAs, TEs and the OAs. The MACROS are based on the non-ideal 
model of the device and also include the more important parasitic eCTecta 
Subcircuits (SUBCKTs) developed for Active devices 
General model of OA 
This subcircuit has been developed on the general model of OA shown in Fig. 
1.9(a). It includes the finite, but large input resistance (RI), the nonzero value of the 
output resistance (RO) and the frequency dependent gain (EA). The circuit description 
of OA in PSPICE is given by: 
.SUBCKT OAl 1 2 5 4 
RI 1 2 2MEG 
RO 3 5 70 
EA 3 4 1 2 200 E-l- 5 
.ENDS 
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General model of OTA 
The general model of OTA for developing the subcircuits is shown in Fig. 1.9(b). 
It once again includes the finite input and output resistances, along with, the current 
source in terms of the transconductance (GM) of the OTA. Its circuit description is 
given below: 
.SUBCKT OTA 1 2 3 4 
RI 1 2 2MEG 
RO 3 4 lOMEG 
GM 4 3 1 2 3.77 E-5 
.ENDS 
General model of TE 
The model taken for the subcircuit of the TE is included in Fig. 1.9(c). It is 
characterized by the input shunt capacitance (CI). The output port has a current source 
in terms of transconductance, along with, finite output shunt resistance (RO). The 
desired circuit description is as follows: 
.SUBCKT TG 1 2 3 
CI 1 3 O.gPF 
RO 2 3 200MEG 
GM 2 3 1 2 115E-6 
•ENDS 
Experimental Verification 
Relatively simpler circuits proposed in the thesis have been verified directly 
through experiments. In the experimental work reported in the thesis, the circuits were 
designed by using the corresponding monolithic IC chips available in the market for 
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the active devices. For passive components, good quality discrete capacitors within the 
measured tolerance of 1 per cent were employed 
1.6 Scope of Work 
The motivation towards the realization of completely integrated continuous-
time filters has already been given in Section 1.1. In view of this, the main intent of this 
thesis is to give transconductance-C realizations of networks, which are attractive not 
only from the consideration of performance, but also have the suitability for implemen-
tation in fK)pular MOS technologies, such as, CMOS. These circuits also enjoy excellent 
high-frequency performance and wide range electronic tunability. These aspects play 
a very significant role in the monolithic designs. The work undertaken in this thesis will 
mainly focus on the realizational aspects of transconductance-C networks and oscil-
lators to suit monolithic fabrication. Their IC design will not be included in the scope 
of work. It will also be presumed that appropriate devices, having suitability to 
monolithic fabrication, are already available. 
In the present chapter, the basic motivation for taking up the work, alongwith, 
the relevent background material have been given. The research investigations on 
transcoiiductance-C simulators, filters and oscillators are reported in Chapters 2 
through 6 and the overall conclusions are included in Chapter 7. 
Chapter 2 deals with realization and performance study of OTA-C and some 
'all-active' device immittance simulators. The basic motivation is to employ such 
simulators in the realization of low sensitivity, higher-order MOS compatible ladder 
filters in Chapter 3 and oscillators in Chapter 5. The simulators may, in addition, be 
employed in realizing unconventional network functions and also for obtaining large-
valued components, which otherwise are not possible to fabricate in the IC technology. 
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Realization schemes are given for obtaining grounded, as well as, floating immittance 
simulators. Several circuit realizations are actually obtained from the schemes for: 
(i) inductor and inductor-based circuits, 
(ii) FDNR and FDNR-based circuits, and 
(iii) FDNC and FDNC-based circuits. 
The OTA-C floating simulators are found to have all the attractive features of 
the corresponding grounded ones. In addition, they obviate to a large extent the well 
known drawbacks of floating simulators realized in the other classes of active synthesis. 
Chapter 3 basically deals with the realization of low sensitivity, higher-order 
OTA-C filters using the ladder simulation techniques and the multiloop feed-
back/coupled biquad techniques. In the ladder simulation, three methods based on the 
element substitution approach are considered : 
(1) L-based approach, 
(2) FDNR-based approach, and 
(3) FDNC-based approach. 
The application of these techniques are shown to yield higher-order realizations 
employing only transconductance amplifiers and capacitors. The immittance 
simulators realized in the previous chapter are mainly used in obtaining the active 
ladders. Based on each technique, the OTA-C circuits are obtained for higher-order 
I 
low-pass, high-pass, and band-pass ladders. A comparative study of different ap-
proaches is made and some important inferences on the suitability of a particular 
approach are drawn. 
In the category of multiloop feedback and coupled biquad approaches, the 
Leap-Frog (LF) and Follow-the-Leader-Feedback (FLF) techniques are considered 
for the realization of higher- order OTA-C filters. The LF method is given for OTA-C 
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high-pass filters, as band-pass and low-pass ladders are already available in the techni-
cal literature. OTA-C realizations are also obtained using the FLF method. 
The OTA-C cascade form synthesis approach is considered in Chapter 4. This 
technique requires the basic building blocks in the form of biquads for the realization 
of higher-order filters. Realization scheme is given for two universal biquadratic filters 
(UBFs) and two attractive biquads, UBF-I and UBF-II, are realized in the OTA-C 
form. These filters provide convenient electronic tunability and have high level ver-
satility in realizing low-pass, high-pass, band-pass, band-elimination and all-pass 
responses. Performance study of the filters is made. The attractive feature of high 
versatility in the realization of different responses from the same circuit and convenient 
electronic tunability of circuit parameters make the UBFs an ideal choice for their use 
in the realization of higher-order filters through cascade form approach- Electronically 
tunable novel circuits for C-multipIier, both for grounded and floating Cs, are given. 
These may conveniently be used in extending the frequency range of biquads to lower 
frequencies and also for providing fine tuning of circuit parameters. 
Using identical UBFs in the cascade form synthesis, a highly modular approach 
to the design of higher-order OTA-C filters is given. The suggested method is employed 
in the design and realization of a fourth-order filter, alongwith the necessary switching 
arrangements. It is tested in the laboratory with convincing results. A generalized 
realization scheme for monolithic implementation of higher-order filters is also sug-
gested. In this scheme, the chip containing identical UBFs may be configured, through 
switching circuitaiy, to provide any type of higher-order response, tunable over a wide 
range of frequencies. The parameter setting and choice of response of each biquad may 
be set through the digital or microprocessor-based control available on the same chip. 
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The scheme may find attraction in the actual realization of CMOS-universal higher-
order continuous time analog Alters for industrial applications. 
Chapter 5 deals with the realization and study of wide range electronically 
tunable oscillators. One of the UBFs of the previous chapter is shown to realize a 
wide-range tunable oscillator through appropriate grounding of its circuit nodes. A 
general scheme is suggested for the realization of higher-order multi-phase sinusoidal 
oscillators (MPSOs) with odd number of phases (n odd). The scheme may be modified 
through the use of inverters to provide even-order (2n) MPSOs. Subsequently from the 
scheme, two three-phase sinusoidal oscillators are realized in the OTA-C form. These 
are extended to give the six-phase realizations. Another scheme is suggested for the 
realization of tunable quadrature oscillators. Two OTA-C circuits are actually derived. 
This scheme is extended to obtain four-phase oscillators. Some oscillators are ex-
perimentally verified. These are shown to have good stability and constant amplitude 
outputs over wide range of frequency. 
The advantages of transconductance element (IE) over OTA as the active 
device have already been mentioned. Chapter 6 basically deals with the realization of 
simulators, filters and oscillators using TEs, alongwith, capacitors. In most of the cases, 
it is attempted to give TGC-realizations, which only use grounded capacitors. 
TGC-circuits are given for the realization of negative impedance converter and 
generalized impedance converters. From the general scheme of Chapter 2, TE-based 
realizations of grounded and floating immittance simulators are obtained. The case of 
ideal inductoris considered in detail. The realization of importantbasic building blocks, 
including, generalized inverting/non- inverting multifunctional blocks, are given and 
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studied. Some low-component realizations of important first-order sections are also 
presented. 
Two multifunctional biquadratic filters are realized in the TGC- form. These 
circuits are shown to have attractive performance figures and provide high level of 
versatility. As such, they may be used as the basic building blocks in the cascade form 
synthesis, discussed in Chapter 4, for the realization of higher- order TE-C filters. 
The realization of TGC-oscillators is also considered. A quadrature oscillator 
is obtained from a well known technique. The realization scheme for MPSOs, con-
sidered in Chapters, is shown to be equally applicable to the realization of higher-order 
oscillators in the TGC-form. The case of three-phase oscillator is considered in detail. 
In the last chapter, the over all discussions on the main results of the work are 
included. Some problems are also suggested, which may constitute further work in the 
area of continuous time monolithic analog filters. 
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CHAPTER 2 
OTA-C SIMULATION OF 
IMMITTANCE FUNCTIONS* 
2.0 Introduction 
This chapter deals with some alNactive and OTA-C simulation of important 
immittance functions. The OTA- based simulators are useful in the direct-form active 
synthesis for realizing MOS- compatible circuits. These may also be employed in the 
realization of non-conventional functions, such as, FDNR and FDNC. Also, large 
valued components, like, high L- values, can conveniently be realized with the help of 
such simulators, within the technological constraints. 
Two generalized OTA-based schemes are given for the realization of grounded 
immittances. These are employed in obtaining different types of grounded immittances 
and immittance-functions. Three schemes are also suggested for the realization of 
floating immittances. The schemes are basically obtained through the modification of 
the grounded immittance schemes. They are also employed in the realization of 
imjxjrtant floating immittances and their related functions. 
The proposed OTA-based techniques are utilized in realizing the following 
active simulators both in the grounded and floating forms. 
(a) Inductance and inductance-based (L-based) circuits; 
(b) Frequency dependent negative resistance (FDNR) and FDNR- based circuits; and 
(c) Frequency dependent negative capacitance (FDNC) and FDNC- based circuits; 
A portion of the material presented in this chapter has led to the publication 
of the author's paper no. 1 and 2 listed on page VIII 
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The organization of the work is as follows. Section 21 deals with the techniques 
of realizing the grounded immittance simulators. The realization and study of inductor 
and inductor- based circuits is included in Section Z2 Here an OTA-C grounded 
simulatorand an *all-active' grounded simulator for ideal inductor realization are given. 
Performance study of these circuits is also included. The methodology is extended to 
the study of some other inductor- based circuits. Section 2.3 deals with the FDNR and 
FDNR-based circuits. The description and realization of the nonconventional com-
ponent, viz, FDNC, is given in Section 2.4. Schemes for the realization of floating 
immittance from their grounded versions are described in Section 2.5. In Sections 26, 
27 and 28, respectively, the realization and study of OTA-C floating inductor/induc-
tor-based circuits, FDNR/FDNR-based circuits and FDNC/FDNC-based circuits are 
included. Practical considerations are given in Section 29. In support of the theoiy 
developed, some of the simulators are designed and tested and some others are 
simulated, using PSPICE, in Section 210. 
2.1 Techniques for Grounded Immittance Simulation 
A simple scheme is given in Fig. 21(a) for the realization of grounded immit-
tance simulators. It can easily be shown through direct analysis that the given two-port 
network (N), having voltage transfer-function, T(s), and infinite input impedance can 
be converted into a grounded immittance simulator, whose driving- point admittance 
function is given by 
Yg(s) = ga,.T(s) (21) 
where gm is a bias-dependent transconductance gain of the OTA. A modified 
scheme is also given in Fig. 21(b) for the realization of grounded immittance simulator 
by employing the OTA with hundred per cent feedback- Once again, it can easily be 
proved that a given two-port network having voltage transfer function T(s) and infinite 
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input impedance can be converted into a grounded immittance simulator, whose 
driving point addmittance function is now given by 
Y«(s) = gm. {l-T(s)} (2.2) 
The use of OTA in both the schemes lends wide range electronic tunability to 
the realizations. These techniques prove out to be very convenient in obtaining an 
immittance function of desirable characteristics from a known two-port network func-
tion. It is to be noted that in Fig. 21(a), one of the two blocks must be in the inverting 
mode, i.e., if the transfer-function block is in non-inverting mode then the OTA must 
be in inverting mode, and vice-versa. 
2.2 Realization and Study of Grounded Inductor and Inductor- Based 
Circuits 
This section deals with the realization of all-active and OTA-C inductors and 
the corresponding L-based circuits. All the realizations are obtained by using the 
techniques of Section 2.1. In order to illustrate the method of analysis and performance 
study, the cases of two ideal grounded inductors and an L-based circuit are considered 
in detail. The corresf>onding studies are then performed on the other circuits and only 
the salient features are summarized in the tables. Such a table provides the transfer 
function from which the immittance function is realized, figure number of the circuit 
and the parameter values. The overall critical comments on the realizations are 
included within the corresponding sections. 
2.2.1 Realization of ideal grounded inductors 
Two OTA-based ideal grounded inductance simulators have been realized in 
this section based on the two techniques suggested in Section 2 1 . The details of analysis 
are provided below and the salient features of the circuits are included in Table 2 1 
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^All-active' ideal grounded inductance simulator 
The circuit of this simulator is shown in Fig. 22, which only uses a mixed active 
source, viz., OTAand OA, in its realization, without employing external capacitors. The 
OA is characterized by its first-pole role off characteristics (integrator model), A(s) = 
27 
B/s . The simulator is realized through the First Scheme of Fig. 2.1(a), by converting 
the OA-based integrator, having T(s) = B/s, into a corresponding simulator, where 
YLg(s) = gn..T(s) 
or 
s - sLg (23) 
with, Lg = l/(gmB) (= 2VT/(BIb) for the bipolar OTA). 
Thus, an ideal grounded inductor is realized with only two active components 
and without requiring any matching constraints. The L- value is tunable with the 
bias-control over wide range of parameter values. However, it calls for B-stabilization 
of the OA, for stable operation under varying environmental condition. 
OTA-C ideal grounded inductance simulator 
The modified scheme of Fig. 2.1(b) is used in the realization of an ideal OTA-C 
grounded inductance simulator, shown in Fig. 23. The circuit within the dotted block 
has the transfer function, 
^ W = ( ' - ^ > (Z4) 
According to the modified scheme, the driving-port admittance functions is 
given by 
YLg(s)=gml{l-T(s)} 
gml gml 
sC (25a) 
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where, 
^ = ^ ; n ^ ( = ] ^ r ^ ' ^^^^^p<^^<^) (2.5b) 
The simple circuit uses only two OTAs (one being buffered) and a capacitor and 
has a very wide range of parameter tunability with bias control. Also, it does not require 
any matching constraint for the realization of ideal-L. This is a salient advantage over 
the general OA:RC realizations. 
2.2.2 Realization of OTA-C grounded non-ideal inductance simulators 
By utilizing appropriate first-order and second-order transfer functions, three 
non-ideal inductance simulators have been realized from the first scheme of Section 
Z l . The circuit of non-ideal inductor, Fig. Z4, is first obtained and studied in detail. 
For the remaining two circuits, only the salient features have been included in Table 
Z l . 
OTA-C grounded R-L s imulator 
The circuit of Fig. Z4 simulates a series R-L impedance function by employing 
first-order low-pass transfer function^^^\ T(s) = gm2/(sC+gm2), in the first scheme 
of Section Z l . The circuit for realizing the transfer function is shown in the figure itself, 
within the dotted lines. The input impedance is given by 
1 
Ziis) = gmxTis) 
where. 
Zi (s) = s + — 
gmlgmZ gml (Z6) 
C 1 
Ls = , Rs ~ — 
gm\ gml gml 
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TABLE-2.1: IDEAL AND NON-IDEAL GROUNDED INDUCTANCE 
SIMULATORS 
s. 
No. 
1. 
2. 
3. 
4, 
5. 
Type of 
Function 
Ideal 
Inductor 
- Do -
Series B-L 
Series L-C 
Series R-L-C 
P19. Ho. 
of Circuit 
2.2 
2.3 
2.4 
2.5 
2.6 
T(s) 
T(sl 
T(s) 
T(8) 
T(s) 
Transfer Function 
Tis) 
B 
s 
sC 
^B2 
sC«q,2 
8CI9B2 
' CiC2*gBigB2 
'hh2 
8 CiC2»sCjgj2»9jigB2 
Zj(s) 
Zj(s ) 
2 j ( s ) 
Zjfs) 
Zi(s) 
iBpedance Function 
Z^ls) 
I 
9,B 
C 
9il9»2 
1 C 
9i l 9,19,2 
'- Rs • ' ^ 
C2 1 9,1 
9,29,3 8 q,3Ci 
1 
= sLg * — 
sCg 
1 ^2 1 9,1 
r t s • 
9,3 9,29,3 8 g,3Ci 
1 
sCg 
Paraseter 
Values 
1 
L9 = — 
9,B 
C 
t.n -
9il9,2 
1 
9il 
C 
I -
4 
9,19,2 
C2 
^ s = -
9B29B3 
9a3 
C3 = Ci -
9B1 
1 
R, = -
9.3 
9i29,3 
9.3 
Cs = Ci -
9»1 
l^\ 
and 
O = ^ i ^ = io~ 
The parameter expressions show convenient design and tunability of the circuit 
parameters. First, the value of Rg is set with the bias control of gml- A convenient value 
of C is preselected and the L-parameter is calculated and independently set with the 
bias-control of gm2 to realize a specified Q-value. 
OTA-C grounded series L-C simulator 
This simulator is shown in Fig. 25. For realizing the function, scheme of Section 
2.1 is used with the second-order band-pass transfer function, T(s) = sCigin2/(s^CiC2 
72 + gml^ mZ) . The circuit realization of the transfer-function is shown in Fig. 2.5, within 
the dotted lines, while the other details are included in Table Zl. After pre-selecting 
convenient values of Ci and C2, the value of Cs can be set with the bias-control of gml 
and/or gmS. The L-parameter can then be adjusted independently by bias- control of 
gin2. Thus, the circuit has sufficient flexibility for convenient design of all the circuit 
parameters. 
OTA-C grounded series R-L-C simulator 
This circuit is shown in Fig. Z6. It utilizes the second-order band-pass transfer 
62 2 
function ,T(s)= sCigm2/(s C1C2 + sCigmi + gmlgmz), in the scheme. The details 
are provided in Table Zl. Initially the circuit parameter Rs can be set by bias-control 
of gm3 and parameter Cs by bias-control of gml, after pre-selecting the value of Ci. The 
parameter Ls can independently be fixed through the bias-control of gm2 with a 
pre-selected value of C2. Thus, this realization presents fairly good flexibility in the 
design and tunability of circuit parameters. 
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2.3 Realization and Study of OTA-C Grounded FDNR and 
FDNR-Based Circuits 
This section deals with the OTA-C realization of an ideal grounded FDNR (D) 
and two FDNR-based immittance simulators. It may be noted that the FDNR's 
impedance function is given by : Z4(s) = y{sh)), where D is the FDNR-parameter. 
The analysis of the circuits is carried out in the manner of the L-simulators. The salient 
features of the OTA-C based FDNR and FDNR-functions are given in Table 2.2. It 
includes figure number, basic transfer function, T(s), the realized impedance function, 
Zi(s), alongwith, the parameter values. Important comments on the realization are 
provided below. 
OTA-C ideal grounded FDNR 
The circuit shown in Fig. Z7 simulates an ideal FDNR. It employs two differen-
tiator blocks, Ti and T2, having the transfer functions, Ti(s) = sKi and T2(s) = sK2, 
where, Ki = Cigml/(gm2gm3) and K2 = C2gm4/(gm5gm6). Thus, the overall transfer 
2 2 
function is T(s) = s K1K2 and the realized impedance function is Zi(s) = l/(s gmK), 
where K = K1K2 or Zi(s) = l/(s^D), with D = l/(gmK). The expression of D-
parameter shows a wide and convenient flexibility in its design. The FDNR-parameter 
can conveniently be tuned over wide range with bias control. 
OTA-C grounded series R-D simulator 
This simulator is shown in Fig. 2.8. A second-order high-pass transfer function, 
2 2 72 
T(s) = s CiC2/(s C1C2 + gmlgmZ), is used for its realization . Details are included in 
Table 2 2 In this case Rs is set through bias- control of gm3 and the value of parameter 
D can be tuned independently by bias-control of gmi and/or gin2 after preselecting the 
values of capacitors, Ci and C2. We may conveniently choose, Ci = C2. Thus, inde-
pendent tunability of both the circuit parameters is available. 
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TABLE-2.2: IDEAL AND NON-IDEAL GROUNDED FDNRs 
s. 
No. 
1. 
2. 
3. 
Type of 
Function 
Ideal 
FDHR 
Series R-0 
Series R-D-C 
Fig. No. 
of Circuit 
2.7 
2.8 
2.9 
Transfer Function 
T(8l 
T(s) -
%1%]%^%(> 
2 
B C l C l 
8 h'^^'hlhl 
s C i C i 
T(s| . 
sCiC2*sqg„2^q„iq„2 
lapedance Function 
Zj(s) 
1 
5B29I .39I5?«6 
1 
-'-r 
s D 
1 1 9Big,2 
Z j ( g ) - — • - 2 
%i 8 CiC2g„3 
1 
s D 
, 1 ^ %2 1 9^19^2 
Z^lsl = — • t -2 
9i.3 s 9B3C2 9 CiC2g,3 
1 1 
SCg S D 
Paraaeter Values 
9»29i39B59B6 
ClC29.l9B4gB7 
1 
9a3 
CIC29B3 
9B19B2 
1 
9B3 
9B3 
Cs = C2 -
9B2 
CIC29B3 
9B19B2 
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OTA-C grounded series C-R-D simulator 
The circuit is shown in Fig. 29. For its realization, the scheme utilizes a 
second-order high-pass transfer function, T(s) *= 
8 CiC2/(s CiC2+sCigiii2+ gmlgni2) • The circuit parameter Ra can be set by bias-
control of gm3, parameter Cs by preselecting value of Oi and bias-control of gm2 and 
parameter D by bias-control of gmi and Ci. 
2.4 Realization and Study of Grounded FDNC and FDNC- based 
Circuits 
In this section, realizations of grounded frequency dependent negative 
conductance, FDNC, and FDNC- functions are given, based on the technique of 
Section Zl. The FDNC admittance is characterized by YMg(s) = 1/sMg, where Mg is 
the parameter value. The realization of ideal grounded FDNC simulator uses only 
active devices, whereas, the non-ideal FDNC uses OTA-C components. The salient 
features of the circuits are included in Table Z3 and the specific comments are provided 
below. 
All-active grounded ideal FDNC 
This circuit is shown in Fig. 210. Here, T(s) is realized as a cascade of two OAs, 
characterized by first-pole role of model of the operational amplifier. The feed-back is 
provided through a non-inverting OTA The parameters values given in Table 23 
indicate temperature dependence of the circuit and requirement of parameter 
stabilization. The circuit parameter adjustment and tunability can easily be exercised 
through bias tunability of the OTA. 
OTA-C grounded series R-M simulator 
The circuit of Fig. 211 simulates the desired function. The scheme of Section 
2 lis utilized with second-order low-pass transfer function, T(s) = giiiigni2/(s C1C2 + 
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TABLE-2.3: IDEAL AND NON-IDEAL GROUNDED FDNCs 
s. 
No. 
1. 
2. 
3. 
Type of 
Function 
Ideal FDNC 
S e r i e s R-H 
S e r i e s R-L-H 
F i g . No. 
Of C i r c u i t 
2.10 
2.11 
2,12 
Transfer Function 
T(3) 
T{8) = - 2 -
s 
T(s) -- - 2 
3 CiC2»g,i9«2 
%l%2 
T r -U S ) - 2 
s CiC2»sCi9a2*gsl5i2 
Inpedance Function 
Z j l s ) 
2 • - • 
s 
7, U l - — 
% hh 
2 
1 8 CiCl 
2i(s) ^ — • 
hi ''Bl9it25i3 
^ R3 • 3 Mg 
1 s C1C2 q 
Zj ( s ) - — • • s 
9B3 9BI9B29|3 9,i9|3 
^ Rg • s Mg t sLg 
Para»eter 
Values 
1 
Mn -
"9 
g.iBiBj 
1 
9.3 
"g -
9«19»29B3 
1 
9|3 
C1C2 
K-
9il9»29i3 
Cl 
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72 gmlgiii2) to realize this circuit . The circuit parameter Ra can be set by the bias control 
of gni3 and then the parameter M can be tuned by gml and gm2 with preselected values 
of Ci and Cz- Thus, the simulator enjoys the attractive feature of having sufficient design 
flexibility. 
OTA-C grounded series R-L-M simulator 
This realization is shown in Fig. 212, It is obtained by using second-order 
low-pass transfer function, T(s) = gmigtidis C1C2 + sCigmZ + gmlgmZ) in the 
scheme . Initially, the circuit parameter Rs can be set by bias-control of gni3, parameter 
Lfl by bias-control of gmi and gm3 with preselected value of capacitor Ci. In this way, 
parameter M can independently be controlled through the bias-control of gm2 with 
selected value of capacitor C2. 
2.5 Realization of Floating Immittance Simulators 
The popular available techniques for the simulation of floating immittances, 
7 29 generally, make use of the corresponding grounded immittance simulator (GIS) ' . 
The basic building block (BBB) for the floating simulator is actually obtained from the 
grounded simulatorby pulling out its grounded terminal(s) to provide the second-port 
for the BBB. An appropriate interconnection between two such identical BBBs realizes 
the floating immittance simulator (FIS). Three such techniques, which are widely used 
for the realization of FIs, are: 
n 
(i) Back-to-Back Cascade Technique ; 
29 
(ii) Back-to-Back Parallel Technique ; and 
79 (iii) Modified Back-to-Back Technique . 
The realization of FIs from these methods are characterized by having perfor-
mance characteristics similar to the GIs from which they have been obtained. In 
general, such floating realizations suffer from the following drawbacks : 
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(i) use of excessive component count, which is approximately double of the cor-
responding GIS realization; 
(ii) requirement of matching of parameters of the two BBBs used in the realization; 
and 
(iii) inferior high frequency performance as compared to the grounded version. 
Such drawbacks make the FIs unattractive for use in the realization of higher-
order filters. 
In this thesis, three new schemes are given for the simulation of floating 
components. All the schemes have been obtained through the modification of the 
scheme of Fig. 21, used for the realization of grounded component simulators. Al-
though these novel techniques also use the Gl-blocks, yet they present significant 
advantages over the previous schemes. The advantages are in terms of (I) reduced 
component count, and (ii) reliable high-frequency performance. The only drawback 
seems to be in the requirement of OTAs with identical gains; this is easy to satisfy 
practically through bias setting control. Moreover, to the best of knowledge of author, 
OTA>based floating component realizations have not been attempted in depth earlier 
in the technical literature. 
Technique-1 for FIS realization 
The first scheme for the simulation of floating components is obtained through 
the modification of the GIS scheme of Fig. 21(a) and is shown in Fig. 213(a). It is used 
for converting a given two-port network (N), having a voltage transfer function T(s) 
and an infinite input impedance, into a floating immittance simulator, whose admit-
tance function is given by: 
Y|(s) = gm.T(s) (27) 
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where gmi = gm2 = gm- This method only employs an added buffered OTA 
over the GIS scheme in the realization of FIS. Note, the buffer between the P- terminal 
and the output port may also be eliminated if capacitor(s) are not present in the path 
of an actual circuit 
Proof: Consider the scheme shown in Fig. 2.13(a). The over all Y- parameters 
of the circuit are given by 
where 
/ l ' 
h = 
Vii Yu 
Yn Y22 
Vi' 
V2 
Yn = -A |f^=o , yi2 = -p^ k = o 
h 
Y2I = y- I tf = 0 , Y22 
The analysis of the scheme gives: 
Yn = gm\T(s) , Y2\ = 
V2 I ff = o 
-gm2ns) 
Yl2 = -gmlT{s) , 722 = gmlTis) 
Hence, the admittance parameters matrix becomes 
[Y] = gml T(s) - gm\ T(s) gm2 T{s) gm2 T{s) 
In case gmi = gm2 = gm, equ. (28a) reduces to 
m =gm.ns) 1 - 1 
- 1 1 
(2.8a) 
(28b) 
which is the required admittance parameter matrix for the floating admittance. 
Technique-2 for FIS realization 
The second scheme for the simulation of floating components is shown in Fig. 
2.13(b). This scheme is used for converting a given two port network, having a voltage 
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transfer function T(s) and an inlinite inpul mipcdaiKc, into a floating immittance 
simulator, whose admittance function is given by 
Yf(s)= gm{l-T(s)} (2.9) 
This scheme is a simple modification of the previous one, where the OTAi has 
been provided lOOper cent negative feedback. It may be noted that this modification 
is very similar to the one considered in Section 2.1 on the realization of grounded 
immittances. The proof has not been included here as it is on similar lines to the one 
given for the first scheme. In this case, the admittance parameter matrix comes out as: 
{yf\ 
-gm2{\-T{s)) g^2{\-T{s)) 
In case OTAs with matched-gms are used, i.e., gml = gm2 = gm, the admittance 
parameter matrix becomes 
[yf] = Sm\\-T{s) f 
1 - 1 
- I 1 (2.10) 
Technique 3 for FIs realizations 
TTie third scheme of Fig. 2.14 for the simulation of FIs is once again obtained 
through the modification of the scheme considered for the GI realization. Like tech-
nique-1, this scheme also realizes a floating immittance function Yf(s) from a two-port 
network (N), having a transfer function T(s) and infinite input impedance, with the 
relationship: 
Yf{s)^S,n.T{s) (2.11) 
where gml = gm2 = gm- It may be noted that in this scheme, the original 
network (N) is not ungrounded. Also, in .sonic Cci.scs, a separate summing-block may 
not be required, as shall be shown later. 
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Proof: For obtaining the Y-parameter matrix for Fig. Z14, the following equa-
tions are obtained: 
I l = -gmlT(s)V2-h gmlT(s)Vi 
l 2 = gm2[(V2-Vl )T(s ) ] 
These give the admittance parameters as 
Yn = y- |ff=o =gml Tis) , Yi2 = j ^ \ K = o = -gml T(s) 
Yzi = y- \ ti = o = -gm2T(s), Y22 = y-\ t{ = 0 = gnaT(s) 
The overall admittance parameter matrix becomes 
lYf] = gml. T(s) - gml. T(S) gm2 . T{s) gm2 • Tis) (2.12) 
where gml and gmZ are the transconductance gains of the two OTAs. With 
matched OTAs, i.e., gml = gm2 = gm, the admittance matrix becomes 
[Yf] =gm.T(s) 1 - 1 
- 1 1 (213) 
The equation shows the realization of a reciprocal floating immittance 
simulator having the admittance function, Yf(s) = gm.T(s) 
It is seen that in the above schemes, simple methods are suggested for realizing 
floating immittances from networks with known transfer characteristics. These schemes 
require only a few additional components over the CO rrespondinggrounded immittance 
simulators. Such FIs present a great optimization in components over the available 
schemes for FI realization. Also, the performance characteristics of the FIs are similar 
to the corresponding GIs from which it has been obtained. Although in all the schemes, 
a matching constraint is present, however, it may conveniently be satisfied practically 
by using dual-OTAs on a chip. Also, in IC implementation, matching is inherently 
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ensured. Further, any mismatch may conveniently be adjusted through the tunability 
present in theOTAs. Therefore, practically ail the drawbacks of the earlier techniques 
on FI realization have been obviated to a large extent 
2.6 Realization and Study of OTA-based Floating Inductor (FI) and 
Inductor-Based Circuits 
The grounded inductor and inductor-based circuits considered in Section 22 
may conveniently be converted into the corresponding floating circuits with the help 
of the techniques mentioned above. Such circuits are realized and studied. Specific 
comments on each circuit are also included. 
All active ideal FI simulator 
By using Technique-3 on the grounded inductance simulator of Fig. 22, an 
'all-active device' ideal floating inductance simulator has been realized, as shown in 
Fig. 215. Direct analysis ofthe circuit, with identical OTAs, Le.,gn3i = gm2= gm, gives 
the admittance parametermatrix: 
t^ i^ = ih 1 - 1 -1 1 (216) 
Lf = l/gm-B (= 2VT/BIb, for bipolar OTA). The important infonnation 
regarding the ideal FIs are included in Table 24. 
OTA-C ideal floating inductance simulator 
The grounded inductance simulator of Fig. 23 is converted into a floating 
inductance simulator shown in Fig. 216 by using Technique-2 with T(s) = (1 -gm2/sC). 
Note, only one additional OTA has been used over the grounded simulator. The 
analysis ofthe circuit yields the admittance parameter matrix: 
m = gmlgm2/sC ~gmlgm2/sC 
-gmOgml/sC gmdgml/sC (214) 
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where, gmO is the transconductance gain of the additional OTA. For matched 
OTAs, i.e. gmO = gtnl = gm (say), the admittance parameter matrix becomes 
ryi =: S>ngm2 
^^ sC 
1 - 1 
- 1 1 (2.15) 
and realizes a resiprocal FIs, having the inductance value given by, Lf = 
C/gmgm2- The circuit has a low component count and attractive tunability. 
Next, we consider the L-based realizations. These have been obtained in a 
mannersimilar to thatof the ideal FI realization and therefore the details of the analysis 
have not been included. Only the important features of these circuits are given in Table 
2.4. Specific comments on each realization are provided below. 
OTA-C floating R-L simulator 
The grounded non-ideal inductor of Fig. Z4 is converted into floating one, 
shown in Fig. 2.17, by using Technique-1. The condition and parameter expressions 
given in Table 24, show that the value of Rf is set with the simultaneoiis bias-control 
of the two OTAs having equal transconductance gains. The value of L- parameter is 
then independently tuned with the bias-control, gm2 after preselecting the C-value. 
OTA-C floating series L-C simulator 
This simulator is shown in Fig. 2.18. It is obtained by using Technique-1 of Fig. 
Z 13(a) on the grounded series L-C tuned circuit of Fig. Z5. The parameter values, given 
in the table, show independent tunability of circuit parameters, L and C. The L-
parameter can be tuned independently with bias-control, gni2, and Cf by the bias-
control, gml with preselected value of Ci and C2-
OTA-C floating series R-L-C simulator 
Technique-1 is used on the corresponding grounded simulator of Fig. Z6 for the 
realization of floating R-L-C simulator. The circuit is shown in Fig. Z19. Realization 
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T A B L E - 2 . 4 : I D E A L AND N O N - I D E A L F L O A T I N G INDUCTANCE 
SIMULATORS 
Type of 
Function 
Fig. No. 
of Circuit 
Adiittance Paraueter 
Matrn 
Realization 
condition 
Paraieters 
values 
1. 
2. 
Ideal 
inductor 
- Do -
3. Series R-l 
Series L-C 
2.15 
2.16 
2.17 
2.18 
Series R-L-C 2.19 
lY! 
9. B 
lYl 
[Yl 
9,91,2 
sC 
9B9B2 
8C^q„2 
1 -1 
-1 1 
1 -1 
-1 1 
1 -1 
[Yl = -2 ^ 
8 CiC2»q„igB2 
1 -1 
-1 1 
(Yl sCl9»q»2 1 
s CiC2*sCigBi*q„ig,2 
1 -1 
-1 1 
9B1 '- 9»2 -- 9, 
9. B 
9B1 -" 9BO -• 9B 
9B9B2 
9B1 = 9B3 = 9B 
9i9B2 
I 
ga 
9i3 '' 9,4 = 9, 
9,9,2 
9| 
Cf = — C i 
9B1 
C 
9i3 '- 9B4 = 9B 
9.9B2 
1 
9| 
Cf - Cl-
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condition and parametervalues indicate that all the circuit parameters can be adjusted 
independently. The value of Rf is set through gm- With preselected values of capacitors, 
Ci and C2, the parameters Lf and Cf can be tuned through gm2 and gmi respectively. 
2.7 Realization and Study of OTA-based floating FDNR and FDNR-
based Circuits 
In this section, the grounded OTA-C FDNR and FDNR-based circuits con-
sidered in Section 23 are converted into their corresponding floating versions with 
the help of Techni- que-1. The details of such realizations are included in Table 25 
and some specific comments are also provided below. 
OTA-C ideal floating FDNR simulator 
The grounded ideal FDNR simulator of Fig. 27 is converted into a floating ideal 
FDNR simulator by using Technique-1. The realized circuit is shown in Fig. 220. 
Routine analysis of the circuit yields the following admittance parameter matrix: 
m = 
i^ClCzHmSgmlgmA _S Cl Cz gmS gml gm4 
gm2gm3gm5gm6 gm2gm3gm5gm6 
S^ClC2gm7gmlgm4 S^ Cl Czgm7gml gm4 
(217) gmZ gm3 gmS gm6 gmZ gmi gmS gm6 
On using matched OTAs, OTA7 and OTA8, i.e., gm7 = gm8 = gmO (say), the 
admittance parameter matrix becomes: 
m = •y gm0gmlgm4C\Cz 1 - 1 
-1 1 (218) gm2gm3gm5gm6 
This FDNR has the value, Df = gm2grn3gm5gm6/(gm0gnjlgm4ClC2). It is evident 
that the value of Df can be varied over a wide range through the transconductance 
gain(s). 
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T A B L E - 2 . 5 : IDEAL AND N O N - I D E A L FLOATING FDNR SIMULATORS 
Type of 
Function 
f ig . No. 
of Circuit 
Adsittance Paraaeter 
Matrix 
Realization 
condition 
Paraseters 
values 
Ideal 
FDNR 
Series R-D 
2.20 
2.21 
3. Series R-D-C 2.22 
W --
s ^1^29,09,19,4 
9,29,39,59,6 
8 C,C 1^29ii 
s '^l^2%l%2 
1 -1 
-1 1 
1 -1 
-1 1 
9,] = 9,8 = 9,0 
9i29,3g»59,6 
^1^29,09,19,4 
9B3 ' 9,4 ' 9B 
lY! = 
' CiCjg, 
••2 
S ClC2*sCig„2*q„iq,2 
1 -1 
-1 1 
9,3 ' 9,4 = 9, 
9, 
9/1^2 
Df = 
9al9,2 
9, 
cr-^2-
9,2 
Df = CiCj 9» 
9,19,2 
Rf = 
9, 
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OTA-C floating R-D s i m u l a t o r 
This simulator is shown in Fig. 2.21. It is obtained by using the Technique-1 with 
grounded series R-D simulator circuit of Fig. 2.8. On prefixing the value of Rf through 
the bias-control of gm and preselecting capacitors, Ci and C2, the value of Df can be 
tuned with bias control of gml or gm2-
OTA-C floating C-R-D simulator 
Grounded C-R-D simulator of Fig. 29 is converted to the floating simulator of 
Fig. 2.22 by using Technique-1. The parameters expressions are given in Table Z5. The 
parameter Rf is set through gm. On preselecting values of Ci and C2, Cf is adjusted 
through gin2 and Df can be controlled independently with the bias-control of gml. 
2.8 Realization and Study of OTA-based Floating FDNC and FDNC-
based Circuits 
This section considers the realization of floating FDNC and FDNC- based 
circuits from their respective grounded versions, included in Section 24, by using 
Technique-l and Technique-3. The details of the realizations are available in Table 26 
and some important remarks on the realizations are provided as under 
All-active ideal floating F D N C 
By using Teclmique-3, the all-active grounded ideal FDNC (Fig. 210) is con-
verted into floating FDNC, as shown in Fig. 223. With transconductance gains, gm = 
gml = gmO, the admittance parameter matrix is 
^ ^ | , n 0 5 l 5 2 1 - 1 
1 1 (219) s 
with Mf = l/(gmOBiB2). Also, Mf can be tuned with equi- transconductance gain 
(gmo). 
66 
1 Rf Of 2 
o-
2 
-o 
FIG.2.21 OTA-C FLOATING R-D SIMULATOR 
FIG.2.22 OTA-C FLOATING C-R-D SIMULATOR 
67 
TABLE-2.6: IDEAL AND NON-IDEAL FLOATING FDNC SIMULATORS 
1. 
2. 
3. 
Type of 
Function 
Ideal 
FDNC 
Series R-M 
Series R-L-M 
Fig. No. 
of Circuit 
2.23 
2.2< 
2.25 
Admttance Paraaeter 
Matrix 
IKI -- — 2 — 
1 -1 
-1 1 
lYl 
-1 
8 ClC2»q,ig„2 
1 -1 
-1 1 
5«9BI9II2 
s '^\<^r"^l%l%l%l 
1 -1 
-1 1 
Realization 
condition 
% '- %1 '• 9,0 
9ii3 ' 9|ii4 ' 9B 
9in3 '- %i '- % 
Paraneters 
values 
«f 
g»oBiB2 
9B9B19B2 
h 
h 
"f = 
9. 
4 
9B19B3 
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OTA-C floating R-M simulator 
This simulator is shown in Fig. 224. It is realized by using Technique-1 on the 
grounded simulator of Fig. 211. The parameters given in Table 26 show that Rf and 
Mf can be tuned independently with bias-control of the OTAs. First gm is set to give 
the desired Rf value. Then Mf is tuned with gml or gm2 with the preselected values of 
Ci,C2. 
OTA-C floating R-L-M simulator 
By using Technique-1 this simulator is realized from its grounded version and 
is shown in Fig. 225. It is clear from the parameters values provided in Table 26 that 
the circuit parameters can be tuned conveniently with bias- control of the OTAs. The 
value of Rf is set through gm- For Lf, the value of Ci is preselected and the final tuning 
is done with gm3- Finally, Mf is set through C2 and the bias- control of gm2. 
2.9 Practical Considerations 
In a number of circuits, buffered OTA is used whose gjiin has been assumed to 
be unity. Practically also, an IC- buffer generally may have a gain veiy close to unity, 
but still some deviation ((5) is always present. We shall study the effect of the gain 
deviation of the buffers from unity on the circuit performance, both on a grounded as 
well as floating ideal inductance simulator in Section 29.1. This shall give a general 
insight into the effect of such deviations. 
The 'all-active' device simulator consists of the OTAs, along with, operational 
amplifier (OA). The general non- idealness of an OA and OTA is considered in detail 
in References 41. In Section 29.2 we shall consider some of the general asf>ects of 
the mixed device realizations. 
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2.9.1 Effects of non-ideal buffers 
(A) On ideal grounded L-simulator 
For examining the effect of slight lowering (deviation, (5) of the gain of the buffer 
from unity, the case of grounded ideal inductance simulator of Fig. 2.3 is considered. 
Taking into consideration, the input impedance function is given by 
Yg(s) = ~ + ^ 
Rp sLp (2.20a) 
where 
Rp = 1 and Ln = 
^ Ogml ^ gmlgmZ (220b) 
It is evident from the equations that the actual effect of gain deviation on the 
performance of the circuit is insignificant, while (5 < < 1. As the available integrated 
buffers, including the on-chip buffers of an OTA have 6 < 0.005, the L-simulator 
may conveniently be designed to achieve very high Q-values practically. 
(B) O n ideal floating L-simuIator 
The FI of Fig. Z16 is being considered for illustrating the effect of d on FIS. 
With the deviation (6) in the buffers, the admittance parameter matrix is obtained as 
*-^ sC 
\+dsC/gml - 1 
(1 -H dsC/gml) 1 (2.21) 
where gmo = gml = gm. Equation (221) clearly shows that the deviation ((5) 
/ 
m the buffer results in a parasitic shunt resistance (1/gm) at the input port 1-1 of the 
floating inductor. The FIs also become non-reciprocal. However, in the case of ICs, 
with 5 < < 1, the effectsbecome negligible and the circuitworks practically as an ideal 
one. 
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Thus, as an overall conclusion, the elTect of on the performance of grounded 
as well as floating simulators Is negligible provided (5 < < 1. This condition is normally 
satisfled in practice with the available IC-buffers. 
2.9.2 Comments on ^all-active'realizations 
Since OTAs and OAs are presently available, both in bipolar, as well as, MOS 
forms, the mixed-device inductors of Fig. 22 and Fig. 2.15 and super inductors of Fig. 
ZIO and Fig. Z23 are also integrable in the corresponding technology. Convenient 
tunability of circuit parameters is also ensured in these circuits over wide range with 
the bias-control of the OTA(s). 
Effect of B-spread 
In electronic design, based on the first pole roll-off characterization of OAs, the 
resulting circuit parameters are in terms of B's of the OAs. Since wide spreads and 
uncertainity in the exact value of the gain bandwidth product (B) are generally present, 
such realizations are not acceptable in many practical applications. However, in the 
mixed-source realizations, the effect of this drawback may easily be corrected by the 
convenient tunability inherently present in the OTAs. This gives a very attractive 
feature of the mixed-source realization, with OAs and OTAs as the active devices. 
Effect of temperature 
The transconductance gain of a bipolar OTA, as well as, the gain bandwidth 
product (B) of an OA are temperature sensitive. Therefore, for reliable operation, 
particularly under varying environmental conditions, such circuits have to be provided 
with the thermal stabilization. For this purpose, the available stabilization techniques 
73 35 
may be incorporated ' in the design. 
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Frequency range of operation 
The integrator model of an OA is valid in the frequency range, (o>>a)a 
However, the higher frequency limit is set by B and time delay ( r ) of the device . For 
a general purpose bipolar OA, like 741, the working range of integrator model is from 
a few kilohertz to a few hundred kilohertz. At the same time, the ideal operation of 
OTA holds from d.c. to few megahertz for the general purpose OTAs, like CA3080. In 
view of this, frequency limitation on the higher side is only exhibited when ' co' starts 
becoming comparable to B. 
In the lower frequency range, the OTAs behaviour remains ideal, but the OA 
is now modelled by, A(s) = B/(s + coa). The use of low- frequenq^ model on the 
'all-active' grounded and floating inductor gives the impedance function of the type : 
ZL(S) = RS + S U (2,23) 
where 
Rs = (Wa/(gnB) and U = l/(gmB). 
This shows that at lower frequencies, a non-ideal inductance is actually simu-
lated, whose quality factor is given by, 
Q - (ii/oia 
Similarly, the impedance function for the grounded [Fig. 2.10] and floating [Fig. 
2.23] FDNCs can be expressed as 
Z^ {s) = R+sL + sM 
where 
R = OJal COaVgm Bl Bz 
L = {OJd + (X)al) /gmBlBl 
M = VgmBiBi 
7i, 
Thus, non-ideal simulators are realized at lower frequencies. However, when 
CO > > oia, ideal components are practically obtained. 
2.10 Experimental And Simulation Results 
In this section, e^qperimental/simulation results are given for some of the 
grounded and floating simulators realizations considered in this chapter. The two 
circuits of idealgrounded inductors (Fig. 22 and Fig. 2.3)and two of ideal floating 
inductor simulators (Fig. ZIS and Fig. 216) were designed and experimentally tested 
in t i^ laboratory. In all the cases, where dual-OTAs with matched gm's were required, 
the circuits were designed with LM13600E chips. For single OTA realizations, the 
chip, CA3080E, was used. For the operational amplifier, the chip LM741 was 
employed. Discrete capacitors with measured values within the measured accuracy of 
1 per cent were used. 
Simulation results on the grounded series R-L-C simulator (Fig^ 26) and the 
grounded series R-D simulator (Fig. 28) are also included. These results were obtained 
using the FSPICE software package. 
2.10.1 Design and testing of ideal grounded simulators 
OTA-C simulator of Fig. 2.3 For the experimental verification, the band-pass 
filter of Fig. 226 was designed for a pole-fo of 10 KHz and pole-Q of 5, with grounded 
inductor being realized through the circuit of Fig. 23. The designed values were 
obtained as : R = 7.9 K, C = 0.01 /< F and L = 25 mH. The simulator of Fig. 23 was 
designed to realize an L = 25 mH. We preselected, C = 0.01 (i F, and equal bias-cur-
rents, IBI =* IB2 = IB. The expression of Lin (Table-I) gave IB = 326 ^ w l^. The designed 
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circuit was fabricated and experimentally verified. The corresponding BPF-response is 
shown by Curve-I in Fig. Z27. 
In order to demonstrate convenient tunability of the inductor through bias-con-
trol, the centre frequency (fo) of the BPF was varied through the IB- setting. The 
frequency response curves of theBPFwere obtained for three values of fo, correspond-
ing to the different settings of IB. The designed and observed values are given in Table 
2.7 and the frequency response in Fig. 2.27. The results exhibit a close conformity 
between the design and experimental results. 
Table 2.7: Designed and Experimental Results 
Is(f'A) 
316 
65.2 
97.8 
Desi 
MKHz) 
10 
20 
30 
Kned 
Q 
5 
10 
15 
Observed 
fo(KHz) 
9.9 
19.6 
29.7 
Q 
4.9 
9.8 
14.6 
All-active simulator of Fig. 2.2 
As in the previous case, experimental verification was performed by employing 
the L- simulator of Fig. 22 in the realization of the band-pass filter of Fig. 228. This 
filterwas initially designed for a pole-foof 50 KHz and poIe-Q of 5. The designed values 
are included in Fig. 228. In the design for an L of 0.8276 mH, with the OA having B = 
1 MHz, the corresponding expression for L in Table-21 was used. Direct calculation 
gave, IB = 10 yM .^ The circuit was febricated and its experimental results are shown in 
Cuive-1 of Fig. 229. 
' ' l>y 
• ^ >••* 
T^Q5 77 
•"S Replaced by 
grounded ideal 
inductor of Fig.2.2 
FI6.2.28 PROTOTYPE PASSIVE BAND-PASS FILTER 
100 150 200 
(a) finKHz >. 
FI&.2.29 FREaUENCY RESPONSE CURVE OF THE BP FOR DIFFERENT BIAS 
CURRENTS ( I B ) 
78 
Once again, the wide-range tunability of the circuit is demonstrated by varying 
the bias-current at constant bandwidth of 10 KHz. The resulting frequency response 
are shown in Fig. Z29 and the designed and observed test results are given in Table 2.8. 
As before, close aggrement is observed obtained between the theory and experimental 
results. 
Table 2.8: Results of All-active Simulator 
IsCfiA ) 
10 
40 
90 
Desi 
foiKHz) 
50 
100 
150 
med 
Q 
5 
10 
15 
Observed 
fo(KHz) 
49.8 
98.7 
148.2 
Q 
4.9 
9.8 
13.8 
Design and testing of ideal floating inductance s imulators 
OTA-C floating inductor of Fig. 2.16 
The floating inductor was tested by using it in the realization of the band 
elemination filter (BEF) of Fig. Z30. The BEF was designed initially for the notch-
frequency fn = 10 KHz and pole- Q = 5. The designed component values are included 
in the figure. In the design of ideal floating inductor of Fig. 216, equal bias-currents 
were taken i.e., IBO = iBl = IB2 = iB- From the design equation the value of IB came 
out to be 32.6 ft A. The BEF was tested experimentally and its frequency response is 
shown in Fig. 2.31 through Curve-l. 
The tunability espect of the circuit was demonstrated by varying the notch-fre-
quency through bias-current control. I'hc response curves for three different values of 
the IB are included in Fig. 2.31 and the experimental results are given in Table Z9. 
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These once again demonstrate a close agreement between the theory and experimental 
result 
Table 2.9: Results on BEF with FI of Fig. 2.16 
Isi/^A ) 
32.6 
65.2 
97.8 
Dai 
fo(KHz) 
10 
20 
30 
jEDCd 
Q 
5 
10 
15 
Observed 
fo(KHz) 
9.8 
19.9 
29.4 
Q 
4.9 
9.9 
14.7 
'All-active* floating simulator of Fig. 2.15 
In this case, the floating inductance simulator of Fig. 2.15 was used in the 
realization of BEF of Fig. 232. This filter was designed for a notch-frequency, fn = 50 
KHz, with a pole-Q of 5. The designed values of the passive components are included 
in the figure. In the design of the floating inductance simulator, equal bias-current were 
be selected as, IBI = IB2 = IB, with measured B = 1 MHz. The calculated values of 
the bias- current comes out to be IB = lOfiA. The experimentally obtained response 
of the circuit is shown in Fig. Z33 through Curve-1. The tunability of fn through bias-
current at three di£ferent settings are also shown in the flgure for a constant bandwidth 
of 10 KHz. The corresponding experimental results are included in Table ZIO. As in 
the previous case, the experimental results were found to be inconformity with the 
design. 
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Table 2.10: Results of BEF with FT of Fig. 2.15 
IB{HA ) 
10 
40 
90 
Designed 
foiKHz) 
50 
100 
150 
Q 
5 
10 
15 
Observed 
UiKHz) 
49.4 
98.2 
147.8 
Q 
4.9 
9.7 
13.4 
2.10.2 Simulation results 
In this section, designed along with simulated results are given on the grounded 
series R-L-C simulator and grounded series R-D simulator using PSPICE - Simulation 
Program with Integrated Circuit Emphasis. In both the cases, the corresponding circuit 
description of the circuit is first defined as discussed in Section 1.5 of Chapter 1. The 
model for the active devices namely OA and OTA already described in Section 1.5 are 
used in the analysis with the PSPICE package. 
(A) Design a n d s imu la t i on of g rounded scr ies R-L-C s i m u l a t o r 
The grounded series R-L-C simulator of Fig. 2.6 was considered. The transfer 
function of the circuit is 
ns) = T. = sCxSmlSm'i 
^ S^ C\ Cl + sC\ gmlfgmX gml (225) 
which presents a band-pass resp>onse. 'Ilie circuit was designed initially for a 
centre frequency, fo = 20 KHz, with Q = 5. The design was carried out on lines similar 
to that followed in Section ZlO.l. The following compK>nent values were obtained. 
Cl = 0.001/^ F, C2 = 0.025/i F and IB = 326/^^ . 
The simulation result with PSPICE are shown in Fig. 234. TTie designed and 
simulated values of fo are found to be identical and thus the results exhibit a close 
agreement 
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The convenient tunability of the circuit is demonstrated by setting the centre 
frequency to 40 KHz, 60 KHz and 100 KPIz with the bias current control of the OTAs 
and keeping the other design values unaltered. The frequency responses at different 
bias- currents are included in Fig. 234. 
(B) Design and simulation results of grounded series R-D simulator 
The grounded, series R-D simulator of Fig. 2.8 is considered. It is utilized in the 
realization of the band- elimination filter of Fig. Z35. The BEF has transfer function 
2 1 1 
^ '^^ CD RD (226) 
It is initially designed for a notch frequency of 10 KHz with a pole-Q of 5. The 
designed values have been obtained as, Ci = C2 = 0.001 fi F, and C2 = C3 = 0.025 
/zF,lBO = 3U^A. 
The design circuit was simulated with PSPICE and the response curve is shown 
in Fig. 236. The designed and the simulated values of con are found to be identical and 
thus the results exhibit high degree of closeness. 
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CHAPTERS 
LOW SENSITIVITY HIGHER-ORDER OTA-C 
REALIZATIONS 
3.0 Introduction 
This chapter is concerned with the realization of higher-order, low sensitivity, 
OTA-C filters, using the Ladder Simulation and Multiloop Feedback/Coupled Biquad 
Approaches. These techniques are tailored in such a manner so as to realize the iSnal 
network in a form suitable for the microminiaturization in the MOS technology. This 
implies that the circuit should contain only the active devices, viz., operational 
transconductance amplifiers, alongwith capacitors in their realizations. Moreover, all 
the important parameters of the network should preferably be a function of ratioed C's 
and active gains. The suggested low sensitivity techniques are : 
(i) L-based approach to OTA-C synthesis; 
(ii) FDNR-based approach to OTA-C synthesis; 
(iii) FDNC-based approach to OTA-C synthesis; 
(iv) Leap-Frog technique to OTA-C synthesis; 
(v) Follow-the-Leader-Feedback technique to OTA-C synthesis. 
The first three synthesis methods fall under the category of Ladder simulation 
through element substitution, which is well known for its attractive sensitivity proper-
ties ' . In these approaches, the starting point is the passive RLC-prototype network, 
whose elements are then replaced by active simulator in a manner such that the final 
realization contains only those circuit elements, which are suitable for convenient 
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microminiaturization in a contemporaiy IC technology. Generally, only the OTA's 
and C's will be permitted in the realizations. The restriction on the use of only OTAs 
and capacitors requires the simulation of two/three different types of circuit elements, 
in the three proposed ladder simulation techniques. The application of a particular 
technique will largely depend upon the configuration and the type of elements present 
in the prototyi>e. Each technique will be discussed in detail in the subsequent sections. 
Here we present only outlines of the different approaches. Extensive use will be made 
of the component simulators, realized and studied in Chapter 2, for obtaining the filter 
in the OTA-C form. 
In the L-based Approach to OTA-C Synthesis, the R and L elements are 
simulated and directly substituted in the RLC prototype to give an equivalent realiza-
tion of the circuit in the OTA-C form.^'^'^^'^^^^ 
In the FDNR-based Approach to OTA-C Synthesis, the impedance of the 
prototype network (N) is first scaled by the complex- frequency variable (1/s) to give 
the transformed network (A^'). This transformation results in converting an RLC-
network into a corresponding CRD-network. The end realization is then obtained by 
simulating the R and D elements through the OTA-C simulators^ "^  . 
In the FDNC-based Approach to OTA-C Synthesis, the impedance of the 
prototype RLC-network (N) is scaled by the function 's' to get a corresponding 
LMR-network (N" ) , without affecting the transfer function. The final realization 
requires the simulation of L, M and R elements in the OTA-C form. As three 
Only in some cases, 'all active devices' may be used. 
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different types of elements are required to be simulated, this realization generally 
requires a relatively higher component count 
Leap Frog Approach to OTA-C Synthesis 
In structures, which have a large number of floating inductances in its prototype, 
the Leap Frog technique (LFT) provide an attractive solution. In LFT, rather than 
simulating the ladder inductances individually, OTA-C circuits are employed which 
77 P/\ 
provide the hmctional replacement of the arms of an LC- ladder ' . This technique 
is well recognized in the technical literature on active synthesis to give low sensitivity 
realizationsll'l^l^'l^. 
FoUow-the-Leader-Feedback Approach to OTA-C Synthesis 
This technique is particularly suited for the design of all-pole band-pass filters. 
The method starts with easily realizable and adjustable OTA-C blocks, having a 
second-order voltage transfer function. In contrast to the cascade synthesis, where 
biquadratic blocks are directly connected in series, the FLF filters contain additional 
1119 feedback branches m order to improve their overall sensitivity performance. ' 
3.1 L-Based Approach to OTA-C Filter Realization 
In the inductance(L)-based approach, the R and L elements of the prototype 
filter describing the transfer function are required to be simulated in the OTA-C forai 
and substituted in place of the corresponding passive components. This results in the 
OTA-C version of the filter. The realization of R and L components through ideal 
component simulators normally requires a large count of active and passive elements. 
In addition, the use of such component simulators, particularly the floating ones, may 
result in undesirable sensitivity properties, and the circuit having unaccountable 
parasites, when the matching conditions are not strictly satisfied. It may be noticed from 
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the simulators studied in Chapter 2 that the ideal OTA-C simulators are far more 
attractive than simulators in any other forms of active synthesis. They have much lesser 
component count and the ideal grounded simulators do not require any matching 
constraints. In the case of ideal floating simulators, only simple matching restriction is 
present, which is also easy to satisfy practically. However, the use of non-ideal com-
ponent simulators for replacing a set of components, such as, R-L combination, still 
proves to be more attractive from the considerations mentioned above. 
In this section, the L-based approach is used in the OTA-C realizations of 
higher-order ladders. In section 3.1.1, a standard fifth-order OTA-C low-pass ladder is 
realized by employing non-ideal L-simulator. In section 3.1.2 and 3.1.3, seventh-order 
high-pass and sixth-order band-pass ladders are, respectively, realized by employing 
suitable non-ideal L- simulator, 
3.1.1 Low-pass ladder filter 
In this section, the realization of an nth-order LP ladder of Fig. 3.1(a) is 
considered. Its transfer function is given by: 
T(s) = — 
Z' + bn-l.s" ^ + ...+bi.s + bo (3.1) 
The inductance simulators included in Table 2 1 are employed in the realization 
of these filters in the OTA-C form. 
Consider the fifth-order low-pass ladder prototype filter of Fig. 3.1(b). Its 
OTA-C version is obtained by replacing the first series R-L arm by the floating R-L 
simulator of Fig. Z17. The grounded L-C shunt arms are replaced by the corresponding 
simulator of Fig. 2.5 and the series arms inductors by the ideal floating inductance 
simulators of Fig. 216. The final load resistor may be simulated directly through an 
OTA itself.^^ The final fifth-order OTA-C ladder filter is shown in Fig. 3.1(c). 
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3.1.2 High-pass ladder filter 
In this section, the realization of an nth-order high-pass (HP) ladder of the type 
given in Fig. 3.2(a) is considered. Its transfer function is represented by 
(3.2) 
T(s) = 
s^ + bn-l.s^~^ + .. . +b\.s +bo 
The inductance simulators listed in Table 21 , alongwith, a floating series R-C 
simulator, are employed in the realization of these filters in the desired OTA-C form. 
The floating R-C simulator is not included in Chapter 2. It is realized through the 
scheme of Fig. 2.13(a), using the building block of a high- pass first-order section having 
the transfer function 62,71 
T(s) = 
.y + gmi/C 
The over all parameter matrix of Fig. 3.2(c) is 
ryi == ^Sm 
^'^ sC+gml 
1 - 1 
•1 1 (3.3) 
when, gm2 = gm3 = gm-
11 Now consider the seventh-order high-pass ladder of Fig. 3.2(b). Its OTA-C 
version is obtained by replacing the series R-C arm by the floating R-C simulator of 
Fig. 3.2(c). The grounded L-C shunt arms are replaced by the corresponding simulator 
of Fig. Z5. The final load resistor is simulated through an OTA itself, as in the previous 
case. TTiis gives the final seventh-order OTA-C ladder filter realization, shown in Fig. 
3.2(d). 
3.1.3 Band-pass ladder filter 
The realization of general nth-order band-pass ladder of the type given in Fig. 
3.3(a) is considered. The inductance simulators of Table 2.1 and ideal L-simuIator 19 
are employed in the realization of these filters in the OTA-C form 19 
9^ 
Ri Ci Cn-2 Cn 
vMhHl--—Hh^l 
v, :T 
Cn-1. 
Ln-I 
t o 
^ R L VC 
( a ) 
(b) 
w-T(s) 
(c) 
FIG.3.2(a) GENERAL nth-ORDER PROTOTYPE DOUBLY TERMINATED 
HIGH-PASS LADDER FILTER 
(b) SEVENTH-ORDER HIGH-PASS LADDER FILTER 
{c ) OTA- C FLOATING R-C SIMULATOR 
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12 Consider the case of sixth-order band-pass ladder of Fig. 3.3(b) . The OTA-C 
version is obtained by replacing the series R-L-C arm by the corresponding floating 
simulator of Fig. 219 and series L-C arm by the floating simulator of Fig. Z18. The 
grounded inductors of shunt arms are replaced by simulated ideal inductors . The 
load resistor is once again realized through an OTA. The final sixth-order OTA-C 
ladder filter is shown in Fig. 3.3(c). 
3.2 FDNR-Based Approach to OTA-C FUter Realization 
In the frequency dependent negative resistance (FDNR)-based approach to 
OTA-C synthesis, the passive RLC-prototype circuit describing the transfer function 
is first transformed into an equivalent network by scaling each impedance of the original 
network by the complex frequency variable (1/s), as depicted in Fig. 3.4(a). The new 
network is obtained by converting a resistor to a capacitor, an inductor to a resistor and 
a capacitor to a frequency dependent negative resistance element The FDNR has an 
impedance of the form, l/s D, where D is the parameter of the element with the units 
of square farad-ohm {f" Q). Thus, the RLC- network is converted to a CRD-network 
without affecting its transfer function and the synthesis problem basically becomes that 
of the realization of resistors and the FDNRs in the OTA-C form to replace the 
corresponding elements in the prototype. 
It may be noted that in this technique, the final network realization requires the 
simulation of only two different types of circuit elements, viz., FNDRs and R's, which 
are convenient to simulate in the OTA-C form. This can be achieved by either replacing 
each component by its ideal OTA-C immittance simulator or by replacing a set of 
components of an arm by the equivalent non-ideal OTA-C component simulator. As 
pointed out in the L- based techniques, generally, the second approach proves to be far 
attractive from the consideration of minimizing active and passive components, 
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ORIGINAL TRANSFORMATION RESULTING RELATIONSHIP 
ELEMENT ELEMENT 
R 1/s 1/sC' 
o ^/y\ o ». o 1 I o (C ' '= l /R) 
sL 1/s R' 
o r > n n o »• o /\/^ o (R '=L ) 
1/sC 1/s l /s^o 
o 1 I o ^ o r V ^ O o ( 0 = 0 
( a ) 
R s SL' 
o y/v^ o *• o o n n o (L'=R) 
sL s s^M ' 
o rw^ o » • o [• !x i i o (M'=L) 
1/sC S R' 
O II 0 » • O yA/^  O ( R ' = 1 / C ) 
( b ) 
FIG. 3.4(0) RLC~ ELEMENT TRANSFORMATION TO CRO-VERSION 
(b) RLC-ELEMENT TRANSFORMATION TO LMR-VERSION 
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alongwith, parasitic effects. This realization also has more attractive sensitivity proper-
ties. 
3.2.1 Low-pass FDNR-based ladders 
The realization of a general nth-order low-pass ladder starts from the passive 
prototype shown in Fig. 3.1(a). It is transformed into the FDNR-based version shown 
in Fig. 3.5(a). 
For the realization in the OTA-C form, the case of a fifth-order ladder shown 
in Fig. 3.5(b) is considered. Its final realization in the approximate form is obtained by 
replacing the series R-C arm by a series combination of simulated floating resistor and 
a physical capacitor, the R-D shunt arm by the simulator of Fig. 2.8 and the floating 
resistors by the simulators given in Reference 10. The complete OTA-C fifth-order 
low-pass ladder is shown in Fig. 3.5(c). 
3.2.2 High-pass and Band-pass FDNR-based ladder filters 
Following the procedure outlined in the previous section, HP and BP ladders 
may be realized, respectively, starting from the prototype given in Fig. 3.2 and 3.3. The 
transformed HP ladder is shown in Fig. 3.6. It may be noticed that this requires the use 
of floating FDNR simulators of Fig. 2.20, which have a high component count of 8 OTAs 
and two capacitors. Therefore, their use will result in a highly complex and uneconomi-
cal circuit In view of this, high-pass FDNR-based ladder filter is not recommended and 
also shall not be considered any further. 
The transformed, band-pass FDNR-based ladder filter is shown in Fig. 3.7. 
Convenient simulators for the series arms are already available in Chapter 2. However, 
the simulation of the shunt arm proves to be uneconomical from the consideration of 
component count Therefore, band-pass FDNR-based ladder are also unattractive to 
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use unless a low component count OTA-f simulator for shunt arms becomes available 
in the technical literature. 
FDNC-Based Approach to OTA-C Filter Realization 
In the Frequency Dependent Negative Capacitance (FDNC) approach to OTA-
C synthesis, the passive RLC-prototype circuit describing the transfer function is first 
transformed into an equivalent network by scaling each impedance of the original 
network (N) by the complex variable (s), as shown in Fig. 3,4(b). The FDNC has an 
impedance of the form, s M, where M is the parameter of the element In this 
technique, the final network realization requires the simulation of all the three different 
types of circuit elements, viz., L's, FDNC's and R's. In the following section, the 
FDNC-based technique is used for the realization of higher-order filters. 
3.3.1 Low-pass FDNC-based ladder filter 
The realization of a general nth order Ic^w-pass starts from the passive prototype 
shown in Fig. 3.1(a). Its transformed FDNC- version is shown in Fig. 3.8(a). 
For the realization in the OTA-C form, the case of a fifth-order ladder, shown 
in Fig. 3.8(b), is considered. The final realization may be obtained by replacing the 
respective floating series arm by the ideal simulated inductor Fig. Z16 and the ideal 
FDNC of Fig. 223. The shunt arms are directly replaced by the circuit of Fig. 2.11. The 
grounded load inductor is replaced by the inductance simulator of Fig. 2.3. 
As this realization has very large component count, it will not be considered any 
further. It may also be noted that the circuit employs mixed active devices. 
3.3.2 High-pass and Band-pass FDNC-based ladder filter 
Following the procedure outlined in the previous section, the HP and BP 
ladders are, respectively, realized from the prototypes given in Figs. 3.2 and 3.3. The 
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transformed HP ladder is shown in Fig. 3.9. In this case the floating ideal L is replaced 
by the corresponding simulator of Fig. Z16. The series arm resistors are replaced by 
19 the R-simulator and the shunt arm R-M combination by the simulator of Fig. 2.11. 
The final realization, once again, has a high count of OTAs, but requires no buffers, 
and also the capacitor requirement is low. However, because of very large OTA count, 
it is not considered in detail. 
The transformed FDNC-based BP ladder filter is shown in Fig. 3.10. Its first 
series R-L-M arm is replaced directly by the simulator of Fig. Z25 and the subsequent 
R-M series arms by the circuit of Fig. 2.24. For the shunt arms, the grounded R's are 
replaced by the single-OTA simulator and the grounded FDNC by the simulator of Fig. 
2.10. The load L maybe replaced as in the previous case. Once again, due to large OTA 
count, the OTA-based realization is not attractive and shall not be taken up in detail. 
3.4 Con^iarative Study 
In the previous section, the three OTA-C Ladder Simulation synthesis techni-
ques based on Element Substitution, have been studied in detail for the realization of 
higher-order, low-pass, high-pass and band-pass ladder filters, starting from the ap-
propriate passive RLC prototype. In a simi la r manner, other important classes of filters, 
such as, band-elimination and elliptic filters may be realized in the OTA-C form. 
In all the three approaches, the final realization is based on the replacement of 
circuit parameters by the simulated ones. Most of the component replacements have 
been done through the use of simulators of Chapter 2, alongwith, some other attractive 
circuits already available in the literature. The component replacement may be done 
either by treating each component in an arm as an ideal one and replacing the same by 
the corresponding ideal simulator or by considering the replacement of the whole arm 
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by the simulated one. Generally, the second approach using non-ideal component 
simulators, proves out to be more attractive and provides a considerable saving in the 
number of active devices and capacitors used in the circuit realizations. 
The suitability of a particular approach depends upon the (i) structure of the 
basic prototype network, (ii) complexity of the component simulators, (iii) number of 
types of simulators to be replaced for obtaining the final OTA-C version of the ladder, 
and (iv) the availability of the desired simulator in low component/high perfonnance 
form. In the active RC direct form synthesis the replacement of floating components 
usually suffers not only from a large count of active and passive components, but also 
in the requirement of satisfying strict matching constraints. It is seen here that both 
problems have been obviated to a large extent in the OTA-C form synthesis. 
An important criterion for adopting a particular element substitution approach 
lies in the number of active and passive components required in a ladder realization. 
This aspect has been considered in detail. In Table 3.1, general expressions have been 
provided for the count of active devices (alongwith their types) and the number of 
capacitors employed in the realization of ladders of different orders, based on the three 
different approaches. This table is supplemented by the actual number and types of 
components required in the three approaches for fifth- order low-pass ladder, seventh-
order high-pass ladder and sixth- order band-pass ladder. The inferences drawn from 
the data of Table 3.2 are as follows: 
Low-pass ladders 
In the low-pass ladders realized from the basic prototype filter of Fig. 3.1(b), 
the FDNR-based approach seems to be more attractive from the consideration of 
complexity of the circuit. It uses minimum number of OTAs (two of them being 
111 
T A B L E 3 . 1 
S.So. Approach OTAs 
LOW-PASS nth-ORDER 
1. L-Based 3ntl 
2. PDNR-Based 5ii/2, (even order) 
(5/1-1 ) / 2 , (odd order) 
3. PDKC-Based (5n#8)/2 (even order) 
(5n*7)/2 (odd order) 
HIGH-PASS nth-ORDER 
4, L-Based (3n/2)»4 (even order) 
(3(n- l ) /2 l+4 (odd order) 
5. PDNR-Based l ln /2 (even order) 
( l ln»5) /2 (odd order) 
6. PDNC-Based (5n*8)/2 (even order) 
(5nt]) /2 (odd order) 
BAHD-PASS nth-ORDER 
7, L-Based (3n/2)*2 ( 6 ^ \ l o ' ^ \ . . . ) 
(3n/2)*l H^\i^\ . . . ) 
8. PDHR-Based 3n, (4 ,8 , . . . ) 
3n-2, ( 6 ^ \ l 0 ^ \ . . . ) 
9. PDNC-Based 2n, (4 ,6 , . . . ) 
2n-2, ( 8 ^ \ l 0 ^ \ . . . ) 
(^ s 
3n/2, (even order) 
(3n - l ) / 2 , (odd order) 
n<2 (even order) 
n*l (odd order) 
n*2 (even order) 
n*l (odd order) 
3n/2 (even order) 
(3n- l ) /2 (odd order) 
2nt2 
nt2 (even order) 
ntl (odd order) 
n 
nU 
(nO)/2 ^^\i^\ . . . ) 
(nM)/2 ( 6 ^ \ l 0 ^ \ . . . ) 
Buffer 
n 
n/2 (even order) 
(n-I) /2 (odd order) 
-
-
(n/2)»l (even order) 
( n n ) / 2 (odd order) 
3n/2 (even order) 
(3n- l ) /2 (odd order) 
(n-2) (4^\6^V . . . ) 
(n-4) ( 8 ^ \ l 0 ^ \ . . . ) 
n 
(n-2)/2 H ^ \ b ^ \ . . . ) 
(n-4)/2 [i^^, . . . ) 
OAs 
-
-
-
n, (even order) 
(n+l), (odd order) 
-
-
-
-
. 
./I i.",8",n", .., 
(n-2)/2 ( 6 ' ^ \ l o ' ' \ . . . ) 
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TABLE-3 .2 
S.No. 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
Approach OTAs 
LOW-PASS 
L-Based 16 
FDNR-Based 12 
FDNC-Based " 16 
HLGfiz.PASS 
L-Based 13 
FDNR-Based 41 
FDNC-Based 21 
BAND-PASS 
L-Based 11 
FDNR-Based 16 
FDNC-Based 12 
Cs 
(5th-ORDER) 
7 
6 
6 
(7th-ORDER) 
10 
16 
8 
(6th-ORDER) 
6 
7 
5 
Buffer 
5 
2 
-
4 
10 
— 
4 
6 
2 
OAs 
-
-
6 
-
-
-
-
-
2 
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buffered), alongwith six capacitors. The I,-based approach comes next. The FDNC-
based approach is not recommended as il not only uses the highest component count, 
but also the realization requires OAs in addition to the OTAs, i.e., mixed active 
realization. 
High-pass ladders 
In the high-pass case, the L-based approach prove out to be more attractive. It 
is followed by the FDNC-based realization. The FDNR-based high-pass realization are 
highly unattractive as they employ an extremely high count of active, as well as, passive 
components. 
Band-pass ladders 
Mere ag^in, the L-based approach proves to be most attractive from the 
consideration of circuit complexity in terms of active and passive devices. The FDNC-
approach comes next However, it requires a mixed realization. TTie FDNR-based 
band-pass realizations are not recommended due to the consideration of large com-
ponent requirement 
It may be noted that second-order realizations constitute an important class of 
filters. Besides findingdirectapplication in their original form, they are also extinsively 
employed in the realization of higher-order filters, through the cascade-form approach 
to active synthesis. The realization of low-pass, high- pass and band-pass OTA-based 
filters through the three different approaches, with n=2, are included in Table 3.3. It 
is seen that, as is generally the case with ladder synthesis, the resulting circuits suffer 
from the requirement of a large count of active/passive components. Some very 
attractive OTA-C second- order filters shall be considered in Chapter 4. 
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TABLE-3.3 
S.No. 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8, 
9. 
Approach OTAs 
LOW-PASS 
L-Based 7 
FDNR-Based 5 
FDNC-Based 9 
HIGH-PASS 
L-Based 7 
FDNR-Based 11 
_ FDNC-Based 9 
BAND-PASS 
L-Based 5 
FDNR-Based 4 
FDNC-Based 6 
Cs 
(2nd-ORDER) 
3 
4 
4 
(2nd-ORDER) 
3 
6 
4 
(2nd-ORDER) 
2 
3 
3 
Buffer 
2 
1 
— 
2 
3 
— 
2 
2 
1 
OAs 
-
-
2 
-
-
2 
-
-
-
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3.5 PSPICE Results on Ladder Filters 
In this section, three OTA-bascd active ladder structures, obtained through 
component substitution technique, are designed and tested. The techniques are 
verified by obtaining the simulation response through PSPICE. The 'sub-circuits' of 
the active devices, viz., OAs and OTAs, described in Chapter 1, are used in obtaining 
the results. 
L-Based OTA-C low-pass ladder 
The low-pass LC-ladder of Fig. 3.1(b) is considered. Its OTA- based design, with 
transconductancesof all the OTAs being chosen equal and having the value, gm = 1.666 
X 10 mhos, gives the following component values : C = 34.6 nF, Ci = 24.5 pF, Cz 
= 10.96 nF, C3 = 55.23 nF, C4 = 29 pF, C5 = 3.94 nF and C6 = 40.24 nF. 
The PSPICE results on the passive prototype, along with, the ones on the 
designed active ladder are shown in Fig. 3.11. The results exhibit very close agreement 
L-based OTA-C band-pass filter 
The LC band-pass ladder of Fig. 3.3(b) is designed to provide a sixth-order 
Butterworth characteristics. The designed component values of the prototype are 
12 3 
provided in Fig. 3.3(b) . Selecting gm's of all the OTAs equal to 1.666 X 10' mhos. 
The OTA-based ladder design give the following parameter values :Ci = C2 = C3 = 
C4 = 0.2652//F,C5 = 0.1326//F and C6 = 0.53/xF. 
The PSPICE results on the passive, as well as, the active ladder are shown in 
Fig. 3.12. Once again the two curves overlap and exhibit good conformity. 
FDNR-based OTA-C low-pass ladder 
A fifth-order FDNR-based low-pass ladder design is attempted. Its passive 
prototype is shown in Fig. 3.1(b) and its FDNR-based version in Fig. 3.5(b), alongwith 
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Fig. 3.11 Frequency response curves of L-Based fifth-order low-pass 
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117 
Date/Time run 
5 OmV + 
01/04/94 10 39 11 Temperature 27 0 
+ 
4 OmV4-
3 OmV + 
2 OmV + 
1 OmV + 
4-
0 OmV +°' 
IQOh 
+ 
+ 
+ 
V(12) 
1 OKh 
F requency 
3 OKh lOKh 
Fig. 3.12 Frequency response curves of L-based sixth-order 
band-pass passive prototype and OTA-C ladder filters . 
118 
the component values. The OTA- based equivalent after element substitution is shown 
in Fig. 3.5(c), with gml = gm2 = 4.8 x 10"^  mhos, gm3 = gm4 = gm5 = 16.71 X 10'^ 
3 3 
mhos, gm6 = gm7 = 3.016x10 mhos, gm8 = gm9 = gmlO = 4.22x10" mhos and gmii 
= grnl2 = 4.139x10' mhos. The design of the circuit yielded following component 
values : C = 0.1 nF, Ci = Q.UfiF, Ci = 0.2047 nF, C3 = 0.18//F, C4 = 40.84 pF and 
Cs = 0.1 fiF. 
The PSPICE results are given in Fig. 3.13, both, for the passive prototype and 
its active FDNR-bsed version. As is evident, both the results once again show a good 
level of agreement 
3.6 OTA-C Leap-Frog (LF) Realization 
In the filter design with challenging requirements, sensitivity aspect plays a 
dominent role and the designer looks towards the LC-Iadder filters, which provide the 
12 lowest pass-band sensitivity . From this consideration, the best active filters are 
obtained by simulating the LC ladders. In such cases, a wealth of information is already 
available to the designer on ladder structures. A number of techniques are also 
availablefortranslatingtheladdersintocorrespondingactivenetworks. In the previous 
sections, we have considered in detail the various OTA-based realizations, using the 
element substitution approach. In this section, we shall consider the technique of 
operational simulation of ladders, popularly known as Leap-Frog Technique, which 
results in the realization of MOS-Compatible higher-order filters. These circuits were 
first considered by Girlling and Good and its name originated from the way the 
structure is drawn. 
A good volume of work is already available on the design of OTA-C low-pass 
77 86 
andband-passfiltersusingthc I.cap-Frc^glccliniquc ' . In this section, we, therefore, 
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consider the realization of a MOS-com pal iblcOlA-C high-pass ladder filter using this 
technique. The resulting circuit has the attractive feature of using only OTAs, 
alongwith, grounded capacitors. Also, some tunability may be incorporated through the 
bias control of OTAs. 
3.6.1 Operational s imulation of h igh-pass ladders 
For illustrating the Leap-Frog technique in the design of higher- order ladders, 
a fourth-order doubly terminated high-pass ladder filter of Fig. 3.14 is considered. Its 
various branch currents and nodel voltages may be expressed through Kirchhoffs laws 
as follows: 
h = (Vs-V2)Yi, V2 = (Il-l3)Z2 (3.4) 
I3 = (V2-V4)Y3, V I = 13Z^ 
where, the various admittance/impedance functions are given as: 
73 = .yC3 , Z4 ^ ( l / i ?4 )+ (1AL4) (3.5) 
The above impedance functions are now converted into voltage transfer func-
tions simply by dividing the admittance functions, Yi and Y3, by gm (the transconduc-
tance gain of OTA) and by multiplying functions, Z2 and Z4, by gm- Thus, eqn. (3.4) 
can be expressed in the form of voltage transfer functions, as given below: 
Vi = {Vs-Vl) .' - — - j - - - — gm R\ + iSm/sCl) 
V2 = (Vl - V3). sL2 gm, 
V3 = (V2 - V,0. s (C3/gm) 
and 
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^^ ^^ V(RAgm)+ l/(sLAgm) (3.6) 
where Vi = Ii/gm and V3 = l3/gm. 
Based on the above equations, the high-pass ladder filter of Fig. 3.14, expressed 
by voltage transfer function through eqn. (3.6), may be represented in the Leap-Frog 
form of Fig. 3.15. It may be noted that the voltage transfer function blocks, alongwith 
summers, are implemented only with OTAs and grounded capacitors. The first block 
of Fig. 3.16 simulates the voltage transfer function 
gm + i/[siCn/glk)] i+gm/sCn 
V2=(Vl-V3) .gtns(C2l /^^ 
V3=(V2.V4).8(C3l/gn,), 
and 
V4 = V3 1 l + l/[s(c4l/gm)] (3.7) 
Comparing eqns. (3.6) and (3.7), the various parameter relationships are ob-
tained as given below: 
Rl = l/gm , C\ = Cii , Li = CiVgli 
C3 = C3I , RA = ygm, U = C 4 l / ^ 
The active simulation of a fourth-order high-pass ladder filter is obtained and 
is shown in Fig. 3.16. It requires 14 OTAs and all four grounded capacitors. 
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In this section, we have considered the use ot Leap-Frog technique in simulating 
a higher-order high-pass filter, which suits monolithic implementation. Aspects, such 
as, dynamic range and sensitivities have not been considered. These aspects may easily 
be worked out on the line suggested in Reference 19. It is important to note that like 
any ladder simulation technique, the operational simulation of ladder also requires a 
high component count, particularly of active devices. 
3.7 OTA-C Follow-The-Leader-Feedback Filter (FLF) 
It has already been pointed out earlier that where the active simulation of LC 
ladders is possible, it provides the lowest pass-band sensitivities. For the purpose, 
approaches based on laddersimulation through componentsubstitution and operation-
al simulation of ladders have already been considered in the OTA-C form. On the 
otherhand, the cascade design approach (considered in detail in Chapter 4) provides 
modularity, ease of design, flexibility, simplicity in tuning and economical use of active 
devices in realizing an arbitrary nth-order transfer function. However, in more chal-
lenging filter requirements, this technique may proves too sensitive to parameter 
changes. As a via-media, multiple-loop feedback (MLF) configurations retain the 
advantage of modularity and the use of low component count of the cascade approach 
and provide improved sensitivity performance due to the additional feedback branches 
available in the circuit tropology. By employing identical biquadratic building blocks 
[called Primary Resonant Block (PRB)], a high level of modularity is also exhibited in 
the filter structures. 
A number of active-RC methods are already available for the realization of such 
Follow-the-Leader-Feedback structures. 1'he realization with OTA-C circuits has also 
been attempted using this technique. In this section, an alternative OTA-C filter 
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design method is given, which provides a lower OTA count with the same number of 
capacitors as in Reference 79. 
A block diagram of the FLF structure is shown in Fig. 3.17. It consists of 
n-identical biquard sections, with negative feedback applied from their outputs back 
to the input of the system. The feedback path around the first block is not explicitly 
shown, as it may be considered part of the block itself. 
There are a number of design methods based on the FLF structure. ' . A 
simple method for designing of a band-pass filter proceeds from a low-pass voltage 
transfer function, which results either from approximation process or is drawn from a 
filter design catalogue. The centre frequency (WoBP) and the bandwidth (BBP) of the 
required band-pass must also be known for performing the low-pass to band-pass 
transformation. The starting point in the design is the transfer function TLP(S) of the 
low- pass prototype, which is expressed as 
1LP{S) = 
^+an-\./^ + ...+ai.s-^-ao (3.8) 
where, m is the low-pass mid-band gain. Assuming low output impedance 
(idealy zero) sections, the overall tiansfer function can easily shown to be 
K{{Ti{s) 
Vout {S) /=1 
Vin {s) « J 
j=2 i=i (3.9) 
where, Fj's are the feedback coefficients and K is the input summing coefficient. 
In the PRB-design based on identical low- pass prototypes, each block is characterized 
by 
Tiis) = ^ , / = l , 2 , . . . n ^3_^^^ 
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where k is a positive constant Substitution in eqn. (3.8) gives 
Vout (s) ^ Kje^ 
Vin(s) n 
;«2 (3.11) 
A comparison of the denominator of eqn. (3.11) and eqn. (3.8) provides the 
.11 following solutions 
, fln-1 
k = n (3.12) 
p^ _ ^w-2 _ n(n -1) 
k^ 2 ! (3,13) 
17. = enzi _ n\ _J__'y%, (»-l)t 
'^' ^ {n-1)111" (n-i)! 1^ 2 ( / - I ) ! (3.14) 
2 2 Appfying the LP-to-BP transformation, s = (p +(ot VpB, each identical bi-
quad of Fig. 3.18 is characterized by a band-pass transfer function 
TBPis) = , ^ ^ r 
p^+pkB + wl (3.15) 
where, p is the complex frequen<7 variable and B is the bandwidtL Thus, all the 
building blocks of FLF band-pass filter will have identical second-order band-pass 
functions with a centre frequency Wo and a Q-factor given by 
Wo 
so that 
Q = kB 
^ k (3.16) 
where, (2 = (Uo/B is the equivalent Q-factor of the nth-order band-pass filter. 
The centre frequency gain of the complete band-pass filter is equal to the DC gain of 
its low-pass prototype, i.e., Kk"/acs where K is the summing coefficient assigned to the 
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inputsignal, (Vjn), in Fig. 3.17. Obviously, the value of K may be used to adjust the gain 
to any desired level. The overall BP gain is given by 
T, _ fn ao 
3.7.1 Realization of OTA-based structure 
To illustrate the method, a sixth-order FLF band-pass filter is realized The 
second-order BP filter block is shown in Fig, 3.18. This building block uses only two 
OTAs and two capacitors and has a voltage transfer function given by 
r ( ^ - ^ "^^ 
^1 S^C\C2+sC\grnl-¥gm\gml (3.17) 
where. 
Wo = 
gmlgml 
CxCi C.2 
HBP = 1 and e = V(C2/Ci J (3.18) 
when gml = gni2. The overall sixth-order FLF filter using the above type of 
filter-blocks is shown in Fig. 3.19. Here, the feedback paths, F2 and F3, are realized 
through the two OTAs, OTAs and OTA9, and input summing summer through OTAi 
andOTAia 
3.7.2 PSPICE results on FLF 
In order to demonstrate the design procedure of the FLF filter considered in 
this section, the design of a sixth-order band-pass Chebyshev filter is actually con-
79 
sidered. It is designed for a maximal pass-band attenuation of 0.1 dB, break attenua-
tion of 24 dB, centre frequency, WoBP = (2:n: X 50) kHz and a bandwidth, 
BBP = ( 2 ; r x 10)kHz. 
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The coefficients derived from a low-pass filter catalogue of third-order give the 
coefficient values as: 
33 = 1, a2 = 2848, ai = 4.805, ao = 3.954 and m = 1. Direct substitution of 
the above parameters in eqn. (3.12), (3.13) and (3.14), respectively, provide the values 
of k, F2 and F3 as 
k = 0.94933 and 
F2 = 2.332, F3 = 1.291 
The overall BP-gain is 
K = m ao/k", as Ki = H = 1, for the identical BP-sections. This gives the value 
of K = 4.624. 
Next, we consider the design of the feedback unit. We preselect the transcon-
ductances : gm2 = gtn3 = gm4 = gm5 = gm6 = gm7 = 19 mmho (the largest value for 
a practical OTA) and gmlO = 1 mmho for OTAiO- The transconductance of feedback 
OTAs are : 
gm9 = F2.gml0 = 2.332 mmho 
gm8 = F3gmlO = 1-291 mmho. 
The transconductance of the input O'i'A is 
gml = ICgmlO = 4.624 mmho, 
and the parameters, Q and Q, arc obtained asQ — — = 5 
and Q = ^ = 5.2668 (for the individual sections) 
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Using the expressions of Wo and Q Ironi eqn. (3.18), Ci and Czare obtained : 
Ci = 11.48 nFand Cz = 318.6 nl' 
PSPICE simulation was used on the FLF-circuit designed above. The response 
is shown in Fig. 3.20. It is seen to have the desired centre frequency of 50 kHz. 
132 
Date/Time run 01/04/94 10 12 25 Temperdture 27 0 
10mV + -H- h 
8mV4-
5mV4-
4mV-f 
2mVt 
+ 
+ 
OmV + 
OKh 20Kh 
v(ll) 
40Kh 
Frequency 
• - + - -
60Kh 80Kh 
Fig.3.20 Frequency response curve of sixth-order OTA-C 
FLF band-pass ladder filter 
133 
CHAPTER 4 
WIDE RANGE ELECTRONICALLY TUNABLE 
OTA-C FILTERS 
CASCADE SYNTHESIS APPROACH* 
4.0 Introduction 
In this chapter, we give the realization and study of some attractive OTA-C 
second-order filters and subsequently use them in the realization of higher-order filters, 
through the cascade form synthesis. First, a simple scheme is presented for the 
realization of multifunctional second-order filters, having standard low-pass (LP), 
high-pass (HP), band-pass (BP), band- elimination (BE) and all-pass (AP) responses. 
It is implemented by using operational transconductance amplifiers and capacitors to 
give two highly versatile universal biquadratic filters (UBFs). The circuits are studied 
and found to have attractive wide range electronic tunability, low sensitivities and 
suitability to monolithic implementation. Practical considerations, such as, effect of 
non-ideal buffer on the filter response and the extension of tunability range are also 
considered. 
It has always been a designers dream to realize the analog sub- system, 
alongwith, the digital subsystems on the same semiconductor chip in a truely monolithic 
manner. This aspect is considered in this chapter by employing the UBFs as the basic 
building blocks in cascade-form synthesis to provide a highly modular filter structure. 
Experimental results are also included. 
A portion of the material presented in this Chapter has led to the publication 
of the author's paper no. 3 listed on p. VIII. 
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4.1 Realization Scheme for OTA-C Universal Biquadratic Filters 
(UBFs) 
The realization scheme for a highly versatile, multifunctional biquad is shown 
in Fig. 4.1. It is used for the implementation of two universal biquadratic filters (UBFs), 
having LP, HP, BP, BE and AP responses. This scheme basclally employs three ideal 
floating admittances, Yi, Y2 and Y3, which are respectively capacitive, resistive and 
inductive in nature. It may be noted that these admittances can either be unidirectional 
or bidirectional ones. 
In the OTA-C implementation of the scheme. Yi is a physical capacitor, having: 
Yi = sCi. The Y2and Y3 blocks are, respectively, taken as unidirectional transconduc-
tor and inductor, respectively, characterized by the floating point admittance matrix: 
[Yi] = Yi 
with Y2 = gml and Y3 = 1/sLi. The three branch currents in Fig. 4.1 are 
respectively given by 
I l = (Vi.Voi).sCi 
0 0 
- 1 I 
2 3 
(4.1) 
I2 = (V2 - V02).gml 
and 
l3= (V3-Vo3)/sLi (4.2) 
with Ii + I2 + I3 = 0, being ensured by the buffer. Also, the inputs to the buffer 
satisfy 
Vol = V02 = Vo3 (4.3) 
From eqns. (4.1) to (4.3), the output voltage can easily be derived as 
y = s^yi+s igmVCi )V2 + { 1/Ci L i ) Vi 
s^ +s{gm\/C\) + {\/CiL\) (4.4) 
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Equation (4.4) gives the expression for a standard biquadratic function from 
which all the five standard second-order responses can easily be realized by simply 
selectinganappropriate node forapplyingthesignalinputandgroundingthe remaining 
nodes. For example, by selecting Vi = Vin with V2 = V3 = 0, an HP- response is 
realized. Similarly, for the BP-response, V2= Vjn with Vi = V3 = 0. The LP-response 
requires V3 = Vin with Vi = V2 = 0. In the BE case, Vi = V3 = Vi and V2 = 0. For 
realizing an all- pass (AP) response, the input at V2 is inverted and the signals are 
applied such that Vi= -V2 = V3 = Vjn. 
4.2 Realization of Universal Biquadratic Filters (UBFs) 
The generalized scheme of Fig. 4.1 has been used in the realization of two 
OTA-C biquadratic filters (UBFs). These biquadratic filters will be referred to as 
UBF-I and UBF-II, respectively. 
4.2.1 Realization of UBF-I 
The UBF-I realization is shown in Fig. 4.2. In this circuit, the unidirectional 
transconductor is implemented through an OTA ' , and the Y3-block of a unilateral 
floating ideal inductor is implemented by using two OTAs and a capacitor, alongwith 
a buffer. Routine analysis for the Y3- block gives 
gmlgmi (4.5) 
Using eqns. (4.4) and (4.5), the output voltage is 
V = ^^ • ^^ 1 -t- -y igm\/C\ ).V2 + {gm2gm3/Cl C2 ) • K3 
S^ + S (gn,\/C] ) + 0rm2gm^/CA Cl ) (4.6) 
4.2.2 Universal biquadratic filter-II 
The UBF-II is shown in Fig. 4.3. In this case, the circuit realization of Yi and 
Y2blocks are same as in the case of UBF-I. The unilateral floating ideal inductor block 
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19 is implemented through a different circuit Analysis of the Y3- block gives identical 
value of Li, as in eqn. (4.5) and the response of the filter is also found to be the same 
as in case of UBF-I, described by eqn. (4.6). It may be noted that some of the filters 
already available in the technical literature may also be obtained from the generalized 
scheme. For example, the OTA-C filter of Fig, 7(d) can be derived from the basic 
scheme of Fig. 4.1. 
It is seen that both the UBFs use the same component count and have the same 
voltage transfer function. Therefore, the various filter parameters are also the same 
and are given by: 
Pole-frequency (=notch frequency): 
(Oo {.-(On) = gmlgmi ClCl 
bandwidth, J J I T ^ ^ ^ 
and various gains: 
Hhp » Hbp = Hip = Hbe = Hap = 1. (4.7) 
If we select, Ci = C2 = C and gni2 = gm3 == gm (which can easily be satisfied 
in IC fabrication or by using a dual OTA-chip, such as, LM13600, CA3280). In the case 
of bipolar OTAs, with transconductance gain, gojj = IB/2VT^^, eqn. (4.7) reduces to 
and 
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^ IBI 
The aspect of parameter tunability shall be taken in the next section. 
4.3 UBFs Performance and Practical Considerations 
In this section, the some important performance studies are made on the UBFs. 
Also some practical considerations are discussed. 
4.3.1 Electronic tunability 
From eqn, (4.8), it is evident that pole-cuo ( = a>M) and pole-Q are inde-
pendently tunable by the bias-current IB and IBI, respectively. The pole-Q is also 
tunable with IBI at a given pole-<Wo. The pole-Wo may be tuned at a constant pole-Q by 
vaiying IB and IBI simultaneously in constant proportion. It may be noted that as 
107 linearity between gm and IB extends over a very wide range (> 3 decades) , 
tuning of the parameters is also possible over the same range. The above aspects are 
also applicable to MOS OTAs, with the difference that tunability is excercised through 
bias voltage in eqn. (4.7). In case the biasing is digitally controlled, programmable filters 
may conveniently be realized, as discussed in Section 4.5. 
4.3.2 Sensitivity studies 
In any active circuit, sensitivity forms the most important index of its perfor-
mance. Although, a large number of sensitivity measures are present in the technical 
literature, a fairly good idea of the circuit sensitivity may be obtained through the 
incremental sensitivity parameter (F), from which most of the other sensitivity figure 
may be derived ' ^ . The incremental sensitivity of F to the element of variation xi is 
76 nF ^i ^P defined as 5» = -^ -7-7 Application of this measure on the filter parameters given 
in eqn. (4.7) yields the desired active and passive Wo, Q, BW and H sensitivities. The 
UO 
Hnal results of such an analysis are summarized in Table 4.1. It is evident from 
the table that, in general, the circuits have low active and passive sensitivities for 
the parameter of interest Also, the Newells measure on each of the parameters 
is satisfied, i.e., 
2 5 7 - 8 / ^ = 0 (4.9) 
where, j = 1,2,3 and K = 1,2 
Table 4.1: SensitiviUes ofUBFs 
Smiitivityto 
£^ 
J M 
xa 
a 
^ 
«»or=»«) 
0 
V2 
1/2 
-1/2 
-1/2 
S«a*itivitvof 
Q 
-1 
1/2 
1/2 
1/2 
-1/2 
BW 
1 
0 
0 
-1 
0 
H 
0 
0 
0 
0 
0 
43.3 Effect of non-ideal buffer 
In the analysis of UBFs, the buffers are considered to be ideal with a gain 
of unity. If the buffer has sight gain deviation {6) from unity, the output voltage 
becomes: 
KO = ^^ ^ 1 + ^ (gml/Cl )V2 + (gm2gm3/Cl Ct) V3 
S^ + s(gml + d gmVCl + (1 - (5 )gm2gm3/Cl Cl (4.10) 
forUBF-I,and 
V^ = (\-6) -^ ^1 "^  -^  {gml/C\ )V2 + igmlgmi/Cl Cl) Vj 
S^ + S (gml/Cl ) + (gm2gm3/Cl Cl) (4.11) 
for UBF-IL It is evident from eqn. (4.10) that because of this non-ideality, 
parameters of UBF-I are slightly deviated and are expressed as 
Ul 
-=[^0-^)] 1/2 
BW = (gml + dgm2/Cl 
1/2 Cl 
e = [ ^ a - ^ ) ] 
^ml+cJ^-mZ (4.12) 
The incremental sensitivity measure of various filter parameters with respect to 
6 are analysed and results are given below: 
^^ l + l/dQ ^^ 
s9= ^ < l l l . 1+1/dQ ' ' ' (4.13) 
It is seen from eqn. (4.13) that the filter parameters of UBF-I have the incremen-
tal sensitivity with respect to gain deviation of the buffer less than unity in magnitude. 
Also, from eqn. (4.11) it is clear that the filter parameters of UBF-II are unaffected by 
(5, except for H, which is slightly lowered. In general, the effect of c5 on circuit 
performance of both the UBFs are negligible, as in ICs, c5 < < 1 may easily be ensured. 
4.3.4 Temperature effect 
From eqn. (4.8), it is observed that for bipolar OTAs, the pole- coo and the 
bandwidth of both the filters are temperature sensitive, while the pole-Q is temperature 
insensitive. This temperature dependence is caused by the temperature sensitive 
transconductance gain of a bipolar OTA given by, gm = IB/2VT. This dependence 
makes the OTA-based circuit operation unreliable, particularly under varying environ 
K2 
mental conditions. Therefore, gm-stabilization of bipolar OTAs becomes an important 
factor for reliable performance of such circuits. For the purpose, temperature-insensi-
tive biasing techniques, already available in the literature ' , may be employed. 
4.3.5 Design and testing of UBF-I 
The UBF-I was experimentally verified by using the bipolar OTAs, LM13600, 
alongwith discrete capacitors of measured values within 1 percent tolerance. Initially, 
the filter was designed to provide Butterworth LP- and HP- characteristics (Q = 0.707) 
for a pole-frequency, fo = 20 KHz, at a room temperature of 28*' C (VT = 26 mV). 
The expressions of coo and Q in eqn. (4.8) with IB = 444.4 fxA gave the following values 
: C = 68 nF and IBI = 628.5 fiA. The observed LP and HP frequency responses are 
shown in Fig. 4.4, These present a close agreement between theory and experiment 
Next, the BP and BE characteristics at a centre frequency, fo = 20 KHz, and Q 
= 5 were realized. Proceeding as earlier, eqn. (4.8) gave the value of IBI, as 88.87/</l, 
with the other designed values remaining unaltered. The observed frequency response 
for BP and BE filters are shown in Fig. 4.5. The tuning espect of the filter is 
demonstrated in Fig. 4.6. This was done by controlling the pole-fo of the BP response 
through IB at a constant pole-Q of 5. The theoretical and practical values of fo at three 
different values of IB are included in Table 4.2 The tuning of pole-Q was also 
demonstrated by varying IBI from \fiA io\ mA, at a constant value of IB (= 450/^4). 
These results are shown in Fig. 4.7. 
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TABLE-4.2 
&No. 
1 
2 
3 
lB{(iA) 
2222 
444.4 
666.6 
iBi^tiA) 
AAA 
8a8 
133.2 
Centre frequency, foCKHz) 
Desired 
10 
20 
30 
Measured 
9.8 
19.7 
29.6 
4.4 Range Extension Through Ideal C-Multiplier 
) 
In this section, an electronically tunable grounded capacitance multiplier circuit 
is first realized. With the help of an additional OTA, the grounded capacitance 
multiplier is converted into a floating capacitance multiplier. The importance of 
capacitance multipliers in the realization of large C-values in ICs, as well as, convenien t 
tuning of filters, oscillatois, etc., is well known in the technical literature. 
4.4.1 Groanded C-multiplier 
The proposed grounded C-multiplier has the attractive features of: 
(i) working both as wide-range C-muItiplier, as well as, attenuator; 
(ii) providing linear multiplication/attenuation factor even at low gm-ratios. 
The circuit of grounded C-multiplier is shown in Fig. 4.8(a). It employs two 
operational transconductance amplifiers and an operational amplifier (OA), alongwith 
a capacitor to provide wide-range linear tuning of C-value of grounded capacitor 
through bias control. The circuit's analysis gives the driving-point admittance function: 
where. 
and 
Y{s)=sC^^ = sCe 
gmO 
Ce = Qgml/gmO). Q = K.C 
4.14(a) 
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K = gml/gmO 4.15(b) 
The following observations are drawn from eqn. (4.15): 
(i) The multiplication factor (m.f.), K, is temperature insensitive, being in terms of the 
ratio of gm's of the two OTAs. Moreover, in ICs and in dual on-chip OTAs, the 
characteristics track and provide a highly stable m.f. even under varying environ-
mental conditions. 
(ii) The multiplication factor of the C-multiplier of Reference (70) is (1 + gm/gmO) > 1. 
A comparison with the m.f. of eqn. (4.15), i.e., K = gm/gmO, shows that both C-
multiplication, as well as, attenuation is possible in the present case. Thus, the 
overall tuning range is significantly improved over the previous circuit In addition, 
both the attenuation and multipl- ication ranges are linearly tunable over several 
decades. 
(iii) In filters, oscillators, etc, where the parameters are tuned with C, the present circuit 
provides linear variation over the entire range, whereas in the previous case the 
variation is linear only when m.f. : ^ 1 . 
4.4.2 Effect of non-ideal OA on grounded C-multiplier 
The driving point impedance function of the C-multiplier of Fig. 4.8(a), for a 
practical OA, is given by 
^^gmlA(s) sCgml (4.6) 
where the open-loop gain A(s) of an OA at high frequencies, <w» coa is, A(s) = 
B/s, with B (=AoWa) being the gain bandwidth product This gives 
In eqn. (4.17), the negative term in the numerator is responsible for non-ideal 
behaviour of the circuit and presents a series inductive effect A study of this effect 
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indicates that in the frequency range : co :£ 0.1 B, the inequality, cu C/Bgm 0 < < 1, 
holds and the circuit works practically as an ideal C-multiplier. 
4.4.3 Floating C-multiplier 
The grounded C-muitipIier is converted into a floating C- multiplier, shown in 
Fig. 4.8(b), by using the scheme of Fig. Zl. Routine analysis of the circuit yields the 
admittance parameter matrix: 
m = 
gmi4sC __ImlAsC_ 
gmlAsC gmlAsC {\/A + 1) K2 
sC + gmdA sC + gm^A 
\IA -* « and gmi = gm2 = gm> eqn. [4.15(a)] reduces to 
4.15a 
[y\ ^ m gmO •1 (4.15b) 
Eqn. (4.15b) realizes a floating C-multiplicr having the capacitance value given 
by 
Cf = C(gm/gmo) Hence in this realization, a simple and easy to achieve 
matching constraint is to be satisfied. 
4.4.4 Design and testing of grounded C-muItiplier 
The C-multiplier was experimentally verified both in the multiplication, as well 
as, in the attenuation modes using the OTAs, CA3080E and the OA LM351OA. For 
bipolarOTAs,theeffectivecapacitanceis,Ce = C, (IBABO). The results on the variation 
of C« with the ratio (IBABO) are included in Fig. 4.9, both for attenuation, as well as, 
enhancement modes. The e^^riment was performed at a frequenqr of 1 KHz and for 
the initial capacitance value, C = 10 nF. The experimental results show a close 
agreement with the theory over a very wide range of mX of about six decades. 
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4.5 OTA-C Cascade-Form Synthesis: A Modular Approach To 
Higher-Order Filter Design 
In this section, the design of higher-order OTA-C filters is proposed, using the 
cascade-form synthesis approach. The UBFs studied in the earlier section is used as 
the basic building block. The synthesis basically realizes an nth-order transfer function 
(for even n), through a non-interactive cascade of n/2- identical UBFs. In case of odd 
n, an additional first-order section is required. The technique provides high level of 
modularityand digital programmability with completely reconfigurablefilterstructure. 
The realization scheme for a universal higher-order filter is discussed in Section 4.5.1. 
The details of a simple switching scheme for selecting the type of response of the UBFs 
is given in Section 4.5.2. The basic scheme is experimentally verified on a fourth-order 
band-pass filter in Section 4.5.3. Finally, in Section 4.5.4, a generalized and completely 
automated scheme is suggested for the realization of universal digitally controlled 
higher-order filters. 
4.5.1 Realization scheme for the universal higher- order filters 
The scheme for the realization of an nth-order filter, employing the cascade-
form synthesis technique, is shown in Fig. 4.10. It consists of a UBFs in cascade, 
interconnected through the switching blocks. The switches are digitally controlled. This 
may be done by incorporating microprocessor based control or specifically designed 
control circuitry. The UBFs are identical and are configured to give the desired 
response through the switching block just preceeding i t Their specified parameter 
setting is done through the bias-control of the OTAs, This bias level may in turn be set 
through digital control. 
When all the UBFs have been configured, the scheme realizes the desired 
nth-order transfer function of the form 
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Tis) = -^ Ni(s) N2(s) Nn(s) 
s^+bns+bzi s +b\2S + b22 s +bus +b2n (4.18) 
where each second-order building block is in non-interactive cascade with the 
other block through a switching block. 
4.5.2 Switching scheme 
A simple scheme for the purpose is shown in Fig. 4.11. The five standard 
second-order responses of UBFs may be selected by applying the appropriate select 
signals to the switch, as specified in Table 4.1. 
Table-4.3: Select signals for selecting responses 
Select Signals 
53 
0 
0 
1 
1 
1 
S2 
0 
1 
0 
0 
1 
Si 
1 
0 
0 
1 
1 
Response 
HP 
BP 
LP 
BE 
AP 
Note: (1)0 -*• zerovolt,!-* +5 volts; 
(2) The all-pass response requires voltage inversion at node Z 
For example, let us consider the realization of HP-response when the select 
signals are 001. Under this condition, Qi is ON and Q2 is OFF. The input signal is, 
therefore, directly routed to the HP-node (node 1) of the UBF. In the second row, the 
transistors, Q3 is OFF and Q4 is ON. This grounds the BP-node (node 2) of the UBF. 
The same is applicable for the transistor Q5 and Q6 in the third row. In view of the 
above, node 1 of the UBF is directly supplied with the input signal, while nodes 2 and 
3 remain grounded. As a result, the UBF is configured to provide the desired HP-
response. In the same manner the selection of the remaining responses may be verified. 
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4.5.3 Experimental results 
The modular scheme for the universal higher order filter was improvised in the 
laboratory by designing and experimently verifying a fourth-order band-pass function. 
The UBF-I was realized with the OTAs, CA3080E, alongwith good quality discrete 
capacitor having the measured values within 1 percent tolerance. 
The switching arrangement, shown in Fig. 4.11, was incorporated with the chips, 
HCF4066, alongwith HEX Invertor, SN74HC04. The HCF4066 contain four MOS-
switches. As each switching block for second-order response requires six switches, the 
fourth-order system was realized with three HCF4066 ICs. For the six invertors 
required in the two switching blocks, a HEX invertor, SN74HC04, was used. The 
complete switching arrangement is shown in Fig. 4. IZ The pin diagrams for the switches 
and the HEX invertor are given in Fig. 4.13(a) and 4.13(b), respectively. 
It was proposed to realize the following fourth-order band-pass Chebyschev 
transfer function 
„ , , 52S226J 3126.49 J 
T(s) / + 3184.42 s + 66320656 s^ + 1895.58J -I- 23500096 
having the centre-frequency, fo = 1000 Hz. The modular scheme for the 
realization of fourth-order response is shown in Fig, 4.14(a) and the basic building 
block (UBI-I) in Fig. 4.14(b). 
In order to meet the specifications, the first UBF-I was designed for band-pass 
response having : fol = 1.295, Q = 25573 and HBP = 1. The following parameter 
values were obtained through the design : IBI = 36A29 ^A, IB2 = lB3 = 93.16 fiA 
and Ci = C2 = 0.22 // F. In the same manner, the second UBF was designed for the 
band- pass response having, fo2 = 0.771 KHz, at the previous values of Q and HBP. The 
following parameters were obtained through the design : IBI = 21.685 fiA, IB2 = IB3 
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= 55.457 ^  and Ci = C2 = 0.22/nF (as in the previous case). It may be noted that by 
keeping the C-values same in the two UBFs, identical blocks are required not only in 
topology, but also in the component values. The required specifications are then 
satisfied through the design of appropriate values of the bias- currents only. 
The circuit was fabricated in the laboratory and experimentally verified The 
filter's experimental response is shown in Fig. 4.15, along with, the ideal one. It is 
observed that a close agreement exists between the theory and the experimental results. 
The minor variation in fo is due to a finite resistance provided by the switches. 
Next, the following normalized fourth-order low-pass, Butterworth charac-
teristic T (i') = —:; X was realized. The function was 
(/-I-0.765 J-I-1) ( / + 1.848* + 1) 
denormalized for, fo = 1 KHz. Retaining the previous values of the capacitors in two 
blocks (C = 0.22 fiF), the bias-levels for the OTAs were calculated. These were 
obtained as: 
Block-I Block-II 
iBl = 11.2/4A iBl = 102.47/L4 
IB2 = IB3 = 93.16/i^ IB2 = IB3 = 5 5 . 4 5 ^ 
The experimental and the ideal responses for the designed filter are shown in 
Fig. 4.16. A close agreement is once again evident between the theory and the ex-
perimental result, with both the measured and the design values of fo being 1.0 KHz. 
The same set up was used for obtaining the fourth-order high-pass Butterworth 
characteristics with fo = 1.0 KHz. It simply required the configuring of the two 
switching blocks to provide high-pass responses. The ideal and the experimental results 
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are also included in Fig. 4.16. These, once again, show a good agreement, with the 
measured value of fo being 1.0 KHz. 
4.5.4 Generalized automated s c h e m e 
The continuous time higher-order analog filters are required in a large number 
of signal processing and instrumentation applications. For the purpose, the cascade-
form synthesis is widely used in industry as it is very well understood, easy to implement 
and economical in the use of active devices, as compared to the other form of 
higher-order synthesis approaches considered earlier. It was shown in Section 4.5.1 that 
the OTA-C approach leads to the realization of nth-order filter through a cascade of 
identical UBFs. Besides providing the highest degree of modularity, a wide range 
electronictunability of circuit parameters isexhibited, as the individual critical frequen-
cies of the filtering blocks are decoupled from each other. The approach is suitable for 
n ^ 8. For still higher order filters with strengent requirement and tighter tolerences, 
the cascade-approach proves sensitive. In such cases, low sensitivity approaches dis-
cussed in Chapter 3 are recommended, 
A general scheme is now being suggested for realizing digitally controllable 
higher-order filters with wide range tunability and complete reconfigurability, based 
on the modular OTA-C cascade- form approach. This scheme is shown in Fig. 4.17. It 
consists of a Filtering-block, having an array of n/2-identical biquads, realized through 
the UBFs in the figure, only four UBFs are shown for realizing filters of eighth-order 
or less). Each UBF is preceeded by its switching block, which governs the response 
.selection by reconfiguring the UBF for a specific second-order characteristic. The 
In Reference 87, an independent, but simular approach has been reported on 
the transconductance-C higher-order filters. 
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three select signals (Si, S2, S3) to each switching block are provided through the 
Response-select bus by the Control unit. The order of the filter is selected through the 
four SPDT MOS-switches, SWi to SW4. For example, if a fourth- order response is to 
be selected, the switches SWi and SW2 are closed, i.e., connected to node 1, and the 
switches SW3 and SW4 are opened, i.e., connected to node 2. In this way, only the first 
two Basic units will be responsible for providing the fourth-order response at the 
output and the remaining modules will remain inactive. These signals are also provided 
by the control unit through the Order-select bus. 
The adjustment and tuning of the filter parameters, like, coo and Q, is done by 
controlling the bias level of appropriate OTAs in the UBFs, which are responsible for 
the parameter setting. Such bias-control signals are also generated by the control unit 
and transferred through the Bias-control bus. 
The Programmable Control Unit, shown in the figure, is responsible for the 
overall supervisory control exercised over the Filter-block. Specifically, the following 
functions are performed: 
(i) Selection of order of the filter : For a given order of filter, specified through the 
command terminal, the control unit provides appropriate signals for controlling the 
switches, SWi through SW4, so that a UBF may either be connected to the switching 
block of the next Basic-unit (with SWi connected to node l)or the UBF be connected 
to the output line (with SWi connected to node 2). In this way, the order of the filter 
may be set electronically through opening or closing of appropriate MOS- switches, 
Si through S4. 
(ii) Selection of response of UBFs : As has been pointed out earlier, each UBF is 
required to be configured to provide the desired second-order characteristic 
through its corresponding switching block as specified through the terminal. The 
scheme for response selection through three select signals has already been dis-
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cussed earlier and summarized in Table 4.1. The select signals (Si, S2 and S3) to the 
different switching blocks are provided through output-ports of the control unit 
(iii) Parameter setting of UBFs : In cascade synthesis, not only response setting is 
required but also the important parameter setting and tuning of pole-Wo, pole-Q, 
etc., is to be provided. In Section 4.2.1, it has already been shown that in the UBFs, 
all the important parameters are independently, as well as, electronically control-
lable through the bias-control of appropriate OTAs. For the purpose, the output 
ports of the Control units may be used to provide the required digital signals for the 
control of bias levels of the various Ol'As responsible for the setting/tuning of filter 
parameters. Of course, the digital signals are first converted to analog form through 
the DACs, available in the control unit, before being applied to the bias-terminals 
of the OTAs. It is also suggested that for the capacitors of the UBFs, particularly 
the grounded Cs, the C- multiplier of Section 4.4 may be employed. This will not 
only enhance the range of parameter setting, but will also provide continuous 
tunability through the bias control of (^TAs. The tunability will also be provided by 
the control unit This will prove to be a superior arrangement over the use of 
capacitors- array employed in Reference 87. 
The Programmable Control Unit of the scheme may either be designed specifi-
cally (hardwired) for the purpose, or it may be a microprocessor (wP)-based unit In 
Reference 85, the ^ wP-based control unit for a programmable multifunctional OTA-fil-
ter has been described. This method may be extended to provide control for the general 
scheme suggested here. For realizing completely programmable filters with provisions 
forreconfigurability, response selection and parameter setting, the filters specifications 
may be provided through the attached Command terminal to the control unit The 
control unit is also required to have the desired software, so that it may generate the 
requisite signals and supervise the overall operations of the Filter block to provide the 
desired signal processing. The reader may refer Reference 85 for some discussions on 
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software requirements. It may be noted that complete scheme of Fig. 4.17 is MOS-im-
plementableand maybe fabricated on the same Si-chip. 
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CHAPTERS 
ELECTRONICALLY TUNABLE OTA-C 
OSCILLATORS* 
5.0 Introduction 
After considering the usefulness of operational transconductance amplifiers in 
the design of tunable simulators and filters in the earlier part of this thesis, the present 
chapter is basically concerned with the study of OTA-C oscillators. In particular, the 
emphasis of the work is on the Multi-phase Sinusoidal Oscillators (MPSOs). 
It is shown that an attractive oscillator may directly be realized from UBF-L 
Multi-phase sinusoidal oscillators are findingattractive applications in communication, 
signal processing and power controllers. Several such oscillators are now available in 
the technical literature. However, it may be seen that most of the available circuits are 
lacking tuning. In this unit, a general realization scheme of MPSOs is given, which is 
used in the practical realization of n- phase OTA-based circuits, where n is odd. 
Modification in the scheme for the realizations of even-n MPSOs is also outlined. 
Some of the circuits are also verified experimentally. 
5.1 Realization of OTA-C Oscillator from UBF-I 
The universal biquadratic filter, UBF-I. may be converted into a sinusoidal 
oscillator, shown in Fig. 5.1, by simply grounding the appropriate nodes. In the circuit 
of UBF-I (Fig. 4.2), if the node G is disconnected from node P and grounded, the output 
voltage of the circuit is given by 
A portion of the material presented in this chapter has led to the publication of 
the author's paper no. 3 & 4 on page VIII 
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• i ^ 
FIG. 5.1 OTA-C OSCILLATOR FROM U B F - I 
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rgm2gm3-\^2 
KO = ^^1^1 + ^ feml/Cl ) Vz + (gmlgmS/Cl Cl ) V^ 
S^ +S\{ gml/C\ ) - ( gml/Cl) ] + (gml C?m3/Cl Cl) (5.1) 
Further, on grounding all the signal input nodes, i.e., node 1 through node 3, 
and setting the condition of oscillations to 
gml _ gml 
C\ ~ Cl (5.2) 
the circuit oscillates at a frequency 
C\Ci\ 
Without loss of generality, by setting gml = gm2 = gm3 = gm, through IBI = 
IB2 = IB3 = IB, (orbysettingvoltage bias-control ec|ual, in MOS-OTAs), and setting 
Cl = C2 = C, the expression for frequency of oscillation reduces to 
gm 
or, (Do - IB / (2VTC) for bipolar OTAs. ITius, the frequency of oscillation, (Vo 
can be tuned linearly over awide range by simply controlling the biasingof all the OTAs 
simultaneously. 
5.2 Realization and Study of Multi-phase Sinusoidal Oscillators 
The scheme for an n-phase sinusoidal oscillator is shown in Fig. 5.2. The basic 
building block for this scheme is the inverting, first-order low-pass section, charac-
a 
terized by the transfer gainer {s) = 
The MPSO is thus realized through an appropriate cascade of n number of such 
identical sections. 
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For the purpose of analysis, the loop-gain between nodes X and Y is considered. 
It can be expressed for n-phase case as 
Loo|>gain = 
s+b 
The scheme of Fig. 5.2 can be set to provide sinusoidal oscillations if the 
Barkhaussen's conditiions are satisfied, i.e., 
a 
s+b = 1 
S=}<J} 
or 
Oco+ b)" + (.1)""^ ^ a" = 0 (5.9) 
This becomes the characteristic equation for nth-order multi- phase sinusoidal 
oscillator. 
Before considering the realization of specific MPSOs, let us examine the MPSO 
for even n, with n = 2. The characteristic eqn. (5.9) reduces to 
a^.b^+ aj^.2jwb= 0 (5.10) 
This equation shows that the imaginary part (=2jwb) cannot be set to zero as 
w and b are non-zero coefficients. Therefore, this system will not oscillate for n = Z 
Similarly, it can be shown that the system can not be made to oscillate for even number 
of phases, i.e., for even- n. 
5.2.1 Different cases of MPSOs 
Thebasicschemefor three-phase sinusoidal oscillator (n= 3) is shown in Fig, 
5.3(a) and its characteristic equation obtained from eqn. (5.9) is given by 
a^ + b^ - 2\xt?- + j(3wb^<u^ = 0 (5.11) 
^72 
At the oscillating frequency {u) -ojo) , the imaginaiy part of eqn. 
(5.11) must be zero, which reduces eqn. (5.11) to 
3 a>o b^ - a)o = 0 
or 
(Oo (3 fe^ - 0)?) = 0 
Since, (Oo ^ 0, therefore one gets 
ft>0 = V3'b (5.12) 
Equation (5.12) gives the «q>ression for frequency of oscillations. If eqn. (5.12) 
is satisfied, then eqn. (5.11) reduces to 
a^+b^ - 9b^= 0 
or 
a « 2b (5.13) 
This gives the condition of oscillation for three-phase oscillator. 
Because of the phase difference of the inverting first- order low-pass section, 
the phase-shift between any two consecutive outputs is given by 
O =jr-tan~^<wo/6 (5.14) 
With <Wo *: VJ 6, [from equ. (5.12)], the expression reduces to 
* = X - tan -^vT = 120** (5.15) 
Therefore, phase-shift between two consecutive outputs is 120°. The three-
phasors outputs Vol, Vo2 and Vo3 of the circuit are shown in Fig. 5.3(b). Similarly, for 
other odd number of phases, the scheme may be analysed. Results have been given in 
Table 5.1 for odd-n upto 9. Similar results may also be obtained for still higher number 
of phases, but are of no practical significance. 
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Table 5.1: Frequency and Condition of Oscillations for MPSOs 
No. of phases 
3 
5 
7 
9 
Condition of oscillations 
a = 2b 
a=1.237b 
a = 1.11b 
a = 1.063b 
Frequencv of oscillations 
1.713 b 
0.728 b 
0.48 b 
0.36 b 
From the basic scheme for multiphase sinusoidal oscillator described above, 
direct realization of higher number of even phase oscillators is not possible. However, 
by simply invertingeachphaseof the odd MPSOs, even multiphase sinusoidal oscillator 
may be realized. This has been demonstrated in the subsequent sections. 
5.2.2 Circuit realization and study of three-phase sinusoidal oscillators 
Based on the scheme discussed, two practical circuit realizations of three-phase 
oscillators are considered in this section. The three-phase oscillator constitute the most 
important class among the MPSOs. As pointed out earlier, simple modification of the 
scheme for the odd n-phase oscillator through the use of invertors realizes the cor-
responding even (2n)-phase oscillator. This is demonstrated by realizing six- phase 
oscillators from the three-phase oscillators. 
Three-phase sinusoidal oscillator-1 
Electronically tunable three-phase sinusoidal osciIlator-1 is shown in Fig. 5.4. 
Its basic building block consists of two OTAs and a capacitor. The parameters of each 
of the identical blocks are: 
a = gml/C and b=gm2'C (5.16) 
Based on the results obtained in Table 5.1 for n = 3, the condition and frequency 
of oscillations are respectively obtained as 
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FI6.5.A THREE-PHASE SINUSOIDAL OSCILLATOR-1 
C2 
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FIG.5.5 THREE-PHASE SINUSOIDAL OSCILLATOR-2 
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Note: The output from inverters (shown in dotted lines) 
is tor getting additional three outputs in 6-phase 
Voi' oscillators. 
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gml=2gm2 (5.17a) 
or IBI = 2 IB2, for bipolar OTAs, and 
v^emz 
V3 
or -... ^ . IB2 for the bipolar case. 
The above equation shows that the circuit is electronically tunable 
through bias-control. However, the OTAs control parameters must be varied in the 
same ratio, so that the condition of oscillation is not disturbed. 
Three-phase sinusoidal osciIIator-2: 
Electronically tunable three-phase sinusoidal oscillator-2 is shown in Fig. 5.5. 
Its basic buildingblock consists of an OTA, three capacitors alongwith a buffer. Based 
on the results given in Table 5.1 for n = 3, the condition and frequency of oscillations 
are: 
C1/C2 = 2 (5.18a) 
and 
r V^C2 1 
""^  ~ Lc(Ci + C2)J-^'"^ (5.18b) 
This circuit is more stable and better suited to wide range tunability as the 
condition of oscillation is simply determined by the capacitor's ratio, which in itself is 
highly stable and accurate, particularly, in the MOS-form. Thus, the frequency of 
oscillations is not only electronically tunable, but is also independent of the condition 
of oscillations. 
5.2.3 Realization of six-phase oscillator 
The realization scheme for six-phase oscillator from the three phase oscillator 
is shown in Fig. 5.6(a). It may be noticed that the three invertors, respectively added to 
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the three output nodes of the basic scheme, provide the additional three phasors, 
e 
V'ai, Vol, Ko3, with a phase difference of 120 between the consecutive phases. In this 
o 
way, a six-phase oscillator with successive phase displacements of 60 between consecu-
tive phases is realized and its phasor diagram given in Fig. 5.6(b). In case this scheme 
is used with the two three-phase oscillators, shown in Fig. 5.4 and Fig. 5.5, the additional 
three phases are obtained at ih& outputs of the inverters, shown within the dotted lines 
in the figures itself, corresponding six-phase oscillator circuits may be realized. The 
performance characterization of the derived oscillator will be the same as that of the 
parent circuit 
This scheme is general and is equally applicable for deriving higher-order even 
phase oscillators from the corresponding odd MPSOs included in Table 5.1. 
5.2.4 Experimental results 
In this section, experimental results are included on the simple oscillator derived 
from UBF-I and the three-phase sinusoidal oscillator of Fig. 5.5. 
Design and testing of simple oscillator 
The oscillator of Fig. 5.1 was designed and experimentally verified by using 
bipolar OTAs, LM13600, alongwith discrete capacitors of measured values within 1 
percent tolerence. By selecting: Ci = C2 = C = 68 nF, and iBl = lB2 = lB3 = IB, 
the condition of oscillation is satisfied. Since the oscillating frequency (fo) is directly 
dependent on IB, the fo of the oscillator was controlled by vary IB over a wide range, as 
shown in Fig. 5.7. A typical wave shape of the oscillator, at IB = 2Z22 /< /I, is also given 
in Fig. 5.8. 
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( K H z ) THEORETICAL 
• • • EXPERIMENTAL 
IB(JJ.A) 
FIG. 5.7 VARIATION OF OSCILLATING FREQUENCY (1O) OF 
OSCILLATOR OF FIG. 5.1 WITH B I A S - C U R R E N T ( I B ) 
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Fig. 5.8 Atypical waveshapeof the sinr)pi« oscillator at IQS22.22 JUL A 
X - scale: 50 JJLs /Div. i Y-scale: 10 mV/Olv. 
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Design and testing of three-phase oscillator 
The three-phase sinusoidal oscillator of Fig. 5.5 was designed and experimen-
tally verified in the laboratory by, once again, using bipolar OTAs, LM13600, alongwith 
discrete capacitors of measured values within 1 percent tolerence. The oscillator was 
designed for an oscillating frequency of 1 KHz at room temperature of 28" C, The 
design eqn. (5.18) gave the following component values: 
C = C2 = 0.1 ^ F, Ci = 0.2/i F and IBI = S6.S9nA. 
High valued resistors were actually used in parallel with Ci, for providing the 
d.c. path to the OTAs. The outputwave forms at 1 KHzwere found to have good quality 
and are shown in Fig. 5.9. The circuit was tuned over three decades (7 Hz to 7 KHz) 
through the bias-current, IBI (1 I « ^ to 1000 iJ.A) oi OTAs without affecting the 
condition of oscillations. The theoretical and experimental curves between fo and IBI 
are shown in Fig. 5.10. These exhibit very close conformity between theory and 
experimental results. Another excellent performance feature was that the output 
voltage level was found to remain almost constant over the entire frequency range 
(three decades) of operation. 
5.3 Realization and Study of Quadrature Oscillators 
In this section, a scheme is given for the realization of quadrature oscillators. It 
uses only first-order all-pass section and non-inverting integrator. By selecting suitable 
circuits for these basic building blocks, various practical circuit realizations may be 
obtained. In this work, two circuits of OTA-C quadrature oscillators are actually 
realized and studied. 
181 
Fig.5.9 A typical output waveform of three-phase sinusoidol oscillator. 
X -scale: 0.2m.sec/Div. jY-scale: Vo^=0.1V/Div, 
Vo2=0.1V/0iv. 
Vo3=0.1V/Div. 
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5.3.1 The realization sclieme 
The realization scheme for a quadrature oscillator is shown in Fig. 5.11. The 
basic building blocks for this scheme, viz., the all-pass section and the integrator, are 
respectively characterized by the voltage transfer functions. 
^^^^^ Vi s+a (5.19a) 
and 
^^^'^ V2 s (5.19b) 
where, a is the pole/zero frequency and/Sis the integrator's gain-constant The 
loop-gain between the points X and Y can be expressed as 
^ = Tiis).T2(is) 
or 
Vo ^ s-a I 
V\ s-^a' s (5.20) 
This scheme can be set to provide sinusoidal oscillations, if the loop-gain is unity 
for J = j(o : 
s+a's ' " ^ ~ (5.21) 
From eqn. (5.21), the condition and frequency of oscillations are obtained as 
a = /3 (5.22) 
and 
(Oo = VTa?T = a (5.22) 
The phase difference ( O ), between node 1 and node 2 is given by 
- -I CO 
<I» = ^ - t a n - (523) 
Since at the oscillating frequency, a =fi -coo^the equation reduces to 
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4 > = j r - 2 t a n ^ = K/2 
Thus, the two outputs (Vi and V2) are 90 phase apart and the scheme realizes 
a quadrature oscillator. 
5.3.2 Circuit realizations 
The proposed scheme of Fig. 5.11 has been used in the realization of two 
quadrature oscillators and henceforth, these oscillators will be termed as Electronically 
Tunable Quadrature Oscillator, ETQO-1 and ETQO-2, respectively. 
ETQO-1: The ETQO-1 circuit is shown in Fig. 5.12(a). The basic building block 
of all-pass section uses an OTA and two capacitors and its voltage transfer function is 
71 given by 
Ti(s)- - ^ 
Vl s+gm2/C3 (5.25) 
The OTA-C non-inverting integrator block has the voltage transfer function 
^^^^ Vl sCi (5.26) 
The loop-gain of the circuit may be expressed as 
K _ S - gml/Cz gm\ 
Vl s+gm2/C3'sCi (5.27) 
For sinusoidal oscillations, we get from eqn. (5.27) 
ls+gm7/C3' sC\\s=jy^ (5.28) 
Equation (5.28) is the characteristic equation and gives condition and frequency 
of oscillation as : 
gml ^ C]_ 
gml C3, (5.29a) 
and 
186 
""" " L C1C2 J (5.29b) 
If we select, Ci = C2 = C3 = C and gml = gmZ = gm (which can easily be 
satisfied by using dual OTA-chip, such as LM13600 or CA3280), the frequency of 
oscillation is 
_ Sni 
""^  ~ C (5.30) 
It shows that the frequency of oscillation can linearly be controlled by gm-
Therefore, the frequency of oscillation is conveniently tunable over a wide range with 
bias-control. 
ETQ0.2: The circuit of ETQO-2 is shown in Fig. 5.12(b). The all- pass section 
19 of this realization uses two OTAs and a capacitor. The voltage transfer functions of 
all-pass section and integrator are respectively given by 
^^•"^ Vl s+gm2/Ci (5.31a) 
and 
^^^'''' Vl sCi (5.31b) 
The loop-gain of Fig. 5.6(b) may be expressed as 
1^ _ S - gm\/C\ gm3 
V\ s+gmVCi'sCz (5.32) 
For sinusoidal oscillations, the condition required is 
From the characteristic equation (5.35), the condition and frequency of oscilla-
^ - gml/Cl gm3-| _ J 
gm2/Cl-sC2U=M (5.33) 
tions are derived as 
gml _ Cl 
gm3 Cl 
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and 
^ L C1C2 J (5.34) 
It is evident from eqn. (5.36) thatin ETQO-2, the frequency of oscillation isonly 
tunable by vaiying the transconductance gain, gml, as gm2 also appears in condition of 
oscillation. Thus, this circuit has a reduced range of tunability over ETQO-1. 
(wo-sensitivity of ETQO-1 and ETQO-2 
The (Wo-sensitivity figures for ETQO-l and ETQO-2 are analysed and sum-
marized as: 
It is evident from eqn. (5.37) that the sensitivity figures of both the oscillators 
are attractively low. 
5.3.3 Realization of four-phase oscillator 
Four-phase sinusoidal oscillators can easily be obtained from the ETQO by 
simply connecting two invertors at the output nodes, as discussed in the previous section 
for the realization of higher- order even MPSOs, The two four- phase sinusoidal 
oscillators, respectively, derived from the two ETQOs are shown in Fig. 5.13(a), 5.14(a), 
and their phasor diagrams are given in Fig. 5.13(b) and 5.14(b). 
5.3.4 Design and testing of ETQO-2 
The quadrature oscillator of Fig. 5.12(b) was designed and experimentally 
verified by using bipolar OTAs, CA3080, and capacitors of measured values with 1 
percent tolerence. Initially, the oscillator was designed for an oscillating frequency of 
o 
10 KHz, at a room temperature of 28C. The design eqn. (5.36) gave the following 
component values: 
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Ci = C2 = C = 0.01 n F and IBI = IB2 = IB3 = IB = 326;^^ 
The circuit was experimentally tested and its output wave-shape is shown in Fig. 
5.15. It is seen to have good quality. The circuit was then tuned over three decades (300 
Hz to 300 KHz) by varing the bias-current (IB) from I ft A to I mA, without affecting 
the condition of oscillations. The theoretical and experimental curves for the variation 
of fo with IB are given in Fig. 5.16. Another attractive feature of the circuit was that its 
output remained constant over the entire frequency range of around three decades. 
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FIG. 5.15 OUTPUT WAVEFORMS OF ET(;)0-2 
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CHAPTER 6 
REALIZATION AND STUDY OF 
TRANSCONDUCTANCE ELEMENT 
(TE)-CAPACITOR NETWORKS 
6.0 Introduction 
The previous four chapters of this thesis had focussed attention on the realiza-
tion and study of OTA-C networks. This included the immittance simulators, filters 
(obtained through various active synthesis techniques) and oscillators, particularly, the 
multiphase realizations. It was shown that the active circuits realized with OTAs have 
simpler structures, state-forward design, wide range of operation, low sensitivity, 
attractive performance and wide range electronic tunability with bias-control. In addi-
tion, they provide convenient implementation in contemporary MOS technology. In 
fact, such circuits constitute one of the most attractive class for the realization of fully 
integrated continuous time filters. 
Transconductors are now available in a fuUy balanced form, differential 
input/single output form (the conventional OTA) and in single ended input/output 
form (transconductance element, TE). In the present chapter, we consider the realiza-
tion of active networks using the transconductance element (TE) as the active device, 
alongwith capacitors. The TE-capacitor realizations retain all the advantages of OTA-C 
circuits. In addition, they provide the following additional attractive features: 
(i) The TE uses a much lower count of transistors as compared to the OTAs. Hence, 
TE-C realizations economize the chip area requirements. 
(ii) Such circuits have still superior high frequency performance compared to OTA-C 
networks. CMOS transconductors with bandwidths in gegahertz range have been 
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realized and experimental results are available on filters with good and reliable 
performance even at a few hundred megahertz. 
(iii) Many of the TE-C circuits may be realized directfy from the corresponding 
OTA-C form or only with slight modifications. 
(iv) This class of circuits probably provides the most attractive implementation of 
continuous time analog filters in the CMOS technology. 
Wherever possible, only grounded capacitors will be used in the realizations. 
The circuits which use only Transconductances and Grounded Capacitors will be 
called the TGC- circuits. The use of grounded capacitors makes the circuit more 
attractive to realize in the monolithic form and also the circuit's performance has lesser 
effect of parasitic errors than with floating capacitors . 
The realization and study of immittance simulators, filters and oscillators, 
including the MPSOs, shall be considered in this chapter. However, before taking up 
this study, we shall consider some of the available basic building blocks, which are useful 
in the realization of the circuits to be taken up subsequently, 
Basic CMOS-TGC building blocks 
As has been pointed out in the earlier chapters, some fundamental basic 
building blocks constitute the backbone in the realization of Hlters, oscillators, etc In 
Fig. 6. l(a)-(g) some of the important building blocks, based on TEs, are given ' . 
A TGC inverting integrator is shown in Fig. 6.1(a) and is obtained by directly 
loading the TE with a grounded capacitor. 
The TE-based resistor is shown in Fig. 6.1(b) and is realized in a manner 
identical with that of the OTA-based resistor. 
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The circuit of non-inverting TE is shown in Fig. 6.1(c). It may be noticed that 
the realization requires the use of three inverting TEs. The symbolic representation for 
the circuit is also included in the figure. 
The circuit for a TE-based inverter is shown in Fig. 6.1(d). It basically consists 
of a TE loaded with a TE based resistor of Fig. 6.1(b). 
The circuit shown in Fig. 6.1(e) is for the summer required in many synthesis 
techniques, including the signal flow graph realizations. 
Finally, in Fig. 6.1(f) the TE-based realization for an OTA is given. 
In the subsequent sections, use will be made of these basic building blocks. 
6.1 Realization orXCiC Immittance Simulators 
The signiHcance and realization of immittance simulators has already been 
considered in Chapter 2 and their role in the OTA-C synthesis of ladder filters has been 
exhibited in Chapter 3. In this section, we consider the realization and study of some 
important TGC-based immittance simulators, which use only the transconductance 
elements and grounded capacitors. Such circuits are considered in this section for the 
realization of ideal grounded inductor, negative impedance converter (NIC) and 
generalized impedance converter (GIC). Through different combinations of elements 
involved in the realizations, the NIC and GIC circuits are further used in deriving a 
number of useful driving-point impedance and voltage transfer functions. 
6.1.1 Technique for realization of TGC immittance simulators- Case of 
L-simnlator 
It can be shown that many of the OTA-based realizations may directly be 
modified to give transconductance-based circuits. In this section, the general scheme 
of Fig. 21(a) is used for the realization of TE-based grounded immittance simulators 
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FIG.6.1 SOME AVAILABLE BUILDING BLOCKS 
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by employing the transconductance element as the active device, as shown in Fig. 6.Z 
The two-port network having the transfer function, T(s), and infinite input impedance 
is converted into a driving-point impedance function given by: 
Yg(s) = gmT(s) (6.1) 
where gm is the conductance of the TE. 
To illustrate the technique, we consider the realization of a TGC-ideal grounded 
inductor, shown in Fig. 6.3. In this case, an integrator has been used for the two- port 
network, (N), with T(s) = gmi/sC. According to eqn. (6.1), the driving-point admittance 
function is given by 
YLg(s) = gn.T(s) 
or 
^^^^'•^ - s- C (6.2) 
with Lg = C/(gmlgm2). Without any loss of generality, we use identical TEs so 
that the circuit realizes an ideal inductor, Lg = C/gm. An advantage of this circuit over 
the OTA-based circuit is in the economical use of the silicon chip area in IC fabrication. 
The circuit still retains the attractive feature of electronic tunability over wide range 
through the bias control. 
Realization of floating simulators 
It may be pointed out that the technique given in Chapter 2 for the realization 
of OTA-C floating immittance simulators may also be used to give some transconduc-
tance based simulators, as shown in Fig. 6.4. In this unit, we illustrate this point by 
realizing the ideal floating inductance simulator. The TGC- grounded inductance 
simulator of Fig. 6.3 is conveniently converted into a floating inductance simulator 
shown in Fig. 6.5. Note, only one additional non-inverting TE has been used over the 
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grounded simulator. Routine analysis of the circuit yields the admittance parameter 
matrix: 
m = gml gml/sC - gml gm2/sC 
- gmO gml/sC gmO gml/sC (6.3) 
Where, gmO is the transconductance gain of the additional TE. With matched 
TEs, i.e., gm2 = gmO = gm; the admittance parameter matrix becomes 
py^  _ gmgmX 
^ ^ sC 
1 - 1 
- 1 1 (6.4) 
It realizes a reciprocal FI, having the inductance value, Lf = C/gmgml. 
It is, therefore, evident from the above discussions that a number of grounded 
and floating immittance simulators maybe derived with the transconductance elements 
as the active device by employing the corresponding techniques of Chapter 2, basically 
developed for the OTA-based realizations. In general, such circuits will retain the 
advantages of the original circuit, e.g., wide range tunability, and in addition will be 
more attractive from the consideration of monolithic implementation. 
6.1.2 Realization of TGC negative impedance converter 
In this unit, we consider the realization of negative impedance converter (NIC). 
The circuit for NIC is shown in Fig. 6.6 and consists of five TEs, alongwith two grounded 
impedances, Zi and Z2. Its driving-point impedance function is 
^^^'^ = -J^-T, (6.5) 
Thiscircuit may be utilized in realizing a number of impedance functions. Such 
realizations have been summerized in Table 6.1. 
Different Cases 
Case 1: It is seen that by using grounded capacitors for the impedance elements, 
the circuit gives a convenient realization for negative resistance. 
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TABLE-6.1 : REALIZATION FROM TGC-NIC OF FIG. 6.6 
S.Ho. 
1. 
2. 
3. 
4. 
Circuit Eleients 
ll l-l 
Ci C2 
Siiulated Siiulated 
Resistor Resistor 
11/9,2) 'l/9il> 
Siiulated 
C] Resistor 
<i/g,2' 
Siiulated 
Resistor Ci 
(i/g,i) 
Function Realized 
Zg„(s) 
- C^/g.Cj 
- 9il/9|9i2 
Cl 
- 8 
g|9i2 
s q,C2 
Type 
Negative 
resistance 
Negative 
resistance 
Negative 
inductance 
Negative 
capacitance 
Paraneter 
Value 
- Cl/9,C2 
• i5Bi/9,g,2' 
• <Ci/g,9,2l 
- igii/g|C2i 
- ' • • ' •• — 
Renarks 
-
Negative resistance 
with TE eleients 
-
-
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Case 2 : Negative resistance may also be obtained by using resistors for Zi and 
Z2. These resistors may in turn realized through the transconductance elements. 
Case 3 : A negative inductance is obtained with, Zi = 1/sCi, and a 
TE-based resistor being used for Z2. 
Case4:A negative capacitor is realized by using TLi— l/sC2 and TE-based 
resistor for Zi. 
It may be noted that in all the above realizations, only TEs and grounded 
capacitors are being employed. Such circuits also enjoy wide range tunability with 
bias-control. 
6.1.3 Realization of TGC grounded GIC 
A TGC realization for the generalized impedance converter (GIC) is shown in 
Fig. 6.7. The circuit utilizes nine TEs, alongwi th four grounded impedances and realizes 
the driving-point impedance function given by 
7 . . _ _1_ Z2 Z4 
^«^'^ - gm'ZxZz (6.3) 
By using different combinations of capacitors and simulated resistors, realized 
through the TE itself for Zi and Z2, Z3 and Z4, various useful immittance simulators 
may be obtained. Such realizations are included in Table 6.2 
Different cases 
Case 1-SimuIated resistor: The realization of tunable simulated resistors 
through only TE's and C's are given in Table 6.2 at serial numbers 1 and 2. These 
realizations are of only academic value and have no practical significance, because of 
the large number of elements required. 
205 
TABLE-6.2 : REALIZATION FROM TGC-GIC OF FIG. 6.7 
S.No. 
1. 
2. 
3. 
4. 
5. 
6. 
h 
Siiulated 
resistor 
1 
9il 
Cl 
h 
Siiulated 
resistor 
1 
9il 
Simulated 
resistor 
1 
Cl 
Circuit Eleients 
h 
Siiulated 
resistor 
1 
9i2 
C2 
Siiulated 
resistor 
1 
9i2 
C2 
C2 
Siiulated 
resistor 
I 
h2 
h 
Siiulated 
resistor 
1 
9i3 
C3 
Siiulated 
resistor 
1 
9i3 
C3 
Siiulated 
resistor 
1 
9i3 
C3 
h 
Siiulated 
resistor 
1 
9i4 
C4 
Siiulated 
resistor 
1 
g,4 
C4 
C4 
Siiulated 
resistor 
1 
9i4 
Function Realized 
Zg2(sl 
1 9,1913 
9i 9|29|4 
9. C2C4 
Ciq,4 
s 
9|9i29|3 
1 9,lC3 
3 gjCjC^ 
1 9,19,3 
s 9DC2C4 
2 C1C3 
s 
9,9,29,4 
Type 
Resistance 
Resistance 
Inductance 
Capacitance 
FDNR 
PDNC 
Paraieter 
Value 
9il9,3 
9,9,29,4 
C1C3 
91C2C4 
Cl9. 
9,9,29, 
9,1^3 
9,C2C4 
91C2C4 
9il9i3 
C1C3 
9|9i29i4 
Reiarks 
Resistance 
with TE 
Eleients 
-
-
-
-
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Case 2-Simulated inductor: The case of tunable inductance is included at S.No. 
3 in Table 6.Z Once again, the circuit is not attractive from the consideration of 
requirement of higher component count 
Case 3-Simulated capacitor: An ideal TGC grounded capacitor is realized at 
S.No. 4 of Table 6.2. The circuit has convenient wide range tunability, but suffers from 
the use of excessive component count 
Case 4-FDNR realization: The TGC-based FDNR realization is included at 
S.No. 5 of Table 6.3. This circuit uses only two grounded capacitors, alongwith eleven 
TEs. The FDNR element is conveinently tunable with bias-control over the fairly good 
range. 
Case 5-FDNC realization: The case of TGC-based FDNC realization is given 
at S.No. 6 of Table 6.2 and is obtained from the FDNR circuit by interchanging the 
simulated resistors by corresponding capacitors, and the vice-versa. This circuit also 
exhibit good tunability. 
In the above discussions, it has been shown that various tunable circuit elements 
may be realized through the GIG circuit However, only the FDNR and FDNC 
realizations have practical significance, as better realizations are already available for 
the other circuit elements. 
6.2 Realization Scheme for Some Basic Building Blocks 
In this section, we shall consider the realization of a number of TGC-type of 
basic building blocks (BBBs). Such blocks have proved to be highly useful in the 
realization of filters, oscillators, etc., in any form of active synthesis. In Section 6.Z1, 
generalized inverting/non-inverting multi-functional blocks are considered for obtain-
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ing a number of useful functions. Some low component TGC circuits are then studied 
in Section 6.22. 
d2.1 Generalized inverting/non-inverting multifunctional blocks 
In Fig. 6.8(a), a generalized TGC circuit is given from which useful basic 
building blocks of inverting type Ainctions may be derived. It utilizes only four TEs 
and two grounded impedances, Zi and Z2. The transfer function of the block is obtained 
as 
i W - ^ j - 21 (6.6) 
By using various combinations of the transconductance elements and capacitors 
for Zi and Z2, different inverting functions are realized as demonstrated below. 
Case 1-Tunable inverting ampliDer: Such an amplifier is conveniently realized 
by using resistors for Zi and Z2, simulated through the transconductance element. In 
case, Zi = 1/gml Z2 = l/gm2, we get 
^^ Ki gm\ (6.7) 
The above equation shows the realization of electronically tunable all TE 
inverting amplifier. 
Case 2-Fixed gain inverting ampliGer: In this case, Zi and Z2are, respectively, 
replaced by capacitors, Ci and C2. The circuit realizes the transfer function 
^^'^-y^- c\ (6.8) 
The TGC inverting amplifier gives a fixed gain based on the capacitor-ratio. 
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Case 3-DifferenUator: An inverting differentiator is obtained by using simu-
lated resistor realized through TE for Zi and a capacitor C for Z2. The differentiator 
function realized is given by 
Vl ^'gm (6.9) 
Case 4-IdeaI integrator: Integrator finds wide applications in the realization of 
filters, oscillators, etc. The circuit realizes an inverting integrator by replacing Zi by 
capacitor and Z2 by simulated resistor, obtained through the TE with gain (gm). In 
other words by switching the Zi and Z2 arms of the differentiator, an integrator is 
obtained. Its transfer functioin is given by 
''^ Vl s' C (6.10) 
Case 5-Low-pass sections: An inverting low-pass function is realized by replac-
ing Zi by capacitor and Z2 by a series combination of capacitor, alongwith, a simulated 
resistor obtained through a TE. The first-order low-pass transfer function is given by 
^^ Vl s+gni/Ci (6.11) 
The same function may also be obtained as follows: Replace Zi through a 
parallel combination of simulated resistor, realized through TE with gain (gml), 
alongwith, capacitor (Ci), and Zz by a simulated resistor obtained through the TE with 
gain (gn32). This realizes the transfer function 
^ , , V2 gmT/C\ 
V\ s +gmi/Ci (6.12) 
It may be noted that in the presen t case, the gain constant and the pole-frequency 
may be adjusted independently. 
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Case <^High-pafi8 section: A first-order inverting high- pass function may be 
realized by replacing Zi by a simulated resistor, realized through TE of gian (gml) and 
Z2 by a series combination of simulated resistor, obtained through TB of gain (gm2), 
alongmth a capacitor Q It provides the following transfer function 
^^ Vi s+gnO/C (6.13a) 
if gml = gm2 = gm, ^  = - s/{s -h/^C) ^^^^^^ 
An other inverting first-order high-pass section can be realized by repladng Zi 
by a parallel combination of TE- based simulated resistor and a capacitor (Ci) and Z2 
by capacitor (C2). The function realized is given by 
^^ V\ S+grr/C (6.14) 
Non'inverfiiig moltiftinctional transfer fonction block: 
By replacing the invertinginputTEof Fig, 6.8(a) byanon-inverting TE as shown 
in Fig. 6.8(b), a general circuit for the realization of non-inverting transfer functionsis 
obtained. The circuit is characterized by transfer function 
^ ' Vi Zz (6.14) 
By using the various combinations of TEs and capacitors, all the six cases 
discussed earlier may be realized in the non- inverting mode. 
It is shown above that the generalized circuit provide convenient realization of 
a number of useful basic building blocks, both in the inverting and non-inverting modes. 
The disadvantage is seen to be in the requirement of a large number of component 
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^2.2 how component realization of some important first-order 
ftmctions 
In this section, an attempt has been made to provide an alternative low com-
ponent realizations for some of the important basic building blocks. Qrcuits using TE 
and capacitor are given for the realization of differentiator, low-pass section, high- pass 
section and all-pass section. 
Low component realization of integrator in the TOC-form is already available 
in the literature . It is obtained by loading a TE by a capadtor to create the desired 
integrating effect The circuit is characterized by the transfer function, T(s) » . gm/(sC). 
DifTerentlator: The circuit for the TGC differentiator is shown in Fig. 6.9(a). 
The circuit realizes the differentiator transfer function given by 
T(s) = s.— 
gm 
Convenient parameter tuning is available in the realized differentiator. 
Low-pass section: The low-pass TGC section is shown in Fig. 6.9(b). It has the 
transfer function 
X(s) = Sn^^ 
^ ^ S+gm/C (6.15) 
High-pass section: A convenient realization of high-pass section using a single 
TEy alongwith, imgrounded capacitor is shown in Fig. 6.9(c). Its transfer function is 
given by 
^^^^ "s+g„^C (6.16) 
An alternative realization of the function in the TGC form is shown in Fig. 
6.9(d). It may be noted that although this circuit uses a grounded capacitor, its active 
component count increases to eight TEs. 
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(a) TGC DIFFERENTIATOR CIRCUIT 
(b) LOW-PASS TRANSFER FUNCTION BLOCK 
(c) HIGH-PASS TRANSFER FUNCTION BLOCK 
(d) TGC HIGH-PASS TRANSFER FUNCTION BLOCK 
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All-pass section : All-pass functions are useful as equalizers. A simple realiza-
tion of such a function is shown in Fig. 6.9(e), using only two TEs and an ungrounded 
capacitor. The circuit is characterized by transfer function, 
^ ^ S+gm/C (6.17) 
Once again, it may be noted that this simple circuit uses ungrounded capacitor. 
Its grounded version has also been obtained, but is not being reported in the thesis, as 
it suffers from the use of very high count of TEs. 
6.2.3 Simulation results on some jQrst-order filter sections 
The three first-order LP, HP and AP filter sections, respectively, shown in Fig. 
6.9(b), (d) and (e) were simulated through PSPICE for a pole-frequency of 1 KHz. In 
all the cases the transconductance gains of the TE elements were chosen equal to 
115// mho. From the circuit equations, the capacitor values in all the three cases came 
out to be 0.018 nF. The frequency responses were obtained and are given in Fig. 6.10, 
Fig. 6.11 and Fig. 6.1Z The simulated results are found to have good agreement with 
the design. 
6.3 Realization And Study of Multifunctional Biquadratic Filters 
The importance of multifunctional biquadratic filter (MBF) is well known in 
technical literature. In Section 4.5, it has been amply demonstrated that such filters play 
a significant role in the design of higher-order functions, using highly modular ap-
proach. This proves out to be a great advantage in the monolithic realization of analog 
system. 
In this section, two multifunctional filters are realized, which employ only TEs 
and capacitors. 
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(e) ALL PASS-TRANSFER FUNCTION BLOCK 
FIG. 6.9: LOW COMPONENT REALIZATION OF SOME IMPORTANT 
FIRST ORDER FUNCTIONS 
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FIG6.11 FIRST ORDER HR-SECTIuN 
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(Q) 
FIG.6.13(a) KHN-FILTER CIRCUIT 
(b) TGC VERSION OFKHN-FILTER(MBF-I) 
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(a) 
FIG.6.13{a) KHN-FILTER CIRCUIT 
(b) TGC VERSION OFKHN-FILTER(MBF-I) 
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pole-Q,e = [ § ] ^ 
A sensitivity analysis has been carried out and the results are given in Table 6.3. 
These results show that the circuit is characterized by attractive sensitivity figures. 
Table-6.3 
Sensitivity to 
S* 
Ci 
Ci 
<Oo 
1 
2 
1 
2 
1 
2 
Sensitivitv of 
Q 
0 
^k 
1 
2 
BW 
1 
-1 
0 
H 
0 
0 
0 
Multifunctional Biquadratic Filter-II (MBF-II) 
The second realization of multifunctional biquadratic filter using TEs and 
capacitor is shown in Fig. 6.14. The circuit is realized through the well known technique 
for injecting input voltages at appropriate terminals . The output voltage (Vo) is 
obtained through analysis as 
Va = 
C\ C\Ci (6.23) 
The equation gives the expression for a general biquadratic function from which 
the five standard responses may be obtained through an appropriate choice of input 
signals, as indicated in Table 6.4. It may be noted that the circuit realizes the TGC 
configuration only in the low-pass and band-pass cases. 
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Table-6.4 
Response 
LP 
HP 
BP 
BE 
AP 
Condition 
V i = V 2 = a V « = V 3 
Vj B VS « 0. Vin « Vl 
v i - V 3 - a v h i - V 2 
V 5 - 0 . V « - V t - V i 
V i . « V i » - V , . » V , 
The various filter parameters, obtained from the characteristic polinomial, are 
given by 
pole-a>o = gm/v'CiT^ 
Bandwidth (BW) = gm/Ci 
and 
Pole-Q =v'Ci/C2 
The various gains are 
Hh, « Hfcp «= Hip = Hht = Hap = 1 (6.24) 
Sensitivity analysis of this circuit was also carried out and its results were found 
to be identical with the ones given for MBF-I in Table 6.3. 
<i.3.2 Simulation results on MBF-II 
The multifunctional TGC filter (MBF-II) of Fig. 6.14 was simulated with 
PSPICE. Initially, it was designed to provide Butterworth LP and HP characteristics 
(Q = 0.707) at a pole-frequency, fb = 1 KHz. At the toom temperature of27*'C (Vt 
= 26 mV), the parameter equn. (6.24) along with the preselected value of conductance 
gains (gm's) equal to 115;<mho, gave the capacitor values as: Ci = 1Z94 nF and Q = 
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25.888 nF. The corresponding frequency response of LP and HP are shown in Fig. 6.15. 
The results obtained are seen to be in close proximity with the design values. 
Next, the BP and BE characteristics at centre frequency fo = 1 KHz with Q = 
5, were realized Preceding as earlier, the same equations gave: Ci = 91.5 nF and C2 
= 3.66 nF, with the other designed values remaining unaltered. The observed frequen-
cy responses shown in Fig. 6.16. Once again they present a good agreement with the 
theory. 
6.4 Realization of TGC-Oscillators 
In this section, the realization of some TGC based oscillators is considered. 
Specifically, the quadrature oscillator and the three-phase oscillator are realized in the 
TGC-form. 
6.4.1 TGC-quadrature oscillator: 
The TGC-oscillator is basically realized here through the well known scheme 
of cascading an ideal integrator with an adjustable-pole inverting integrator in a 
closed-loop configuration. This ensured regeneration for building-up the oscillations. 
The TGC-version of the scheme is shown in Fig. 6.17, where the transfer-functions of 
the two integrators are given by 
Ti (s) = V\ S + igrni - grm)/Cl 
and 
Ti{s) = 
Vi s (6.26) 
The loop-gain can be expressed as 
^ = Tiis).T2{s) 
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K3 gml/Cl gmVCl 
V\ S •>r {gna -SmiVCl' S (6.27) 
The circuit \s set to provide sinusoidal oscillations, if the loop-gain is unity at s 
=;' (I), i.e., 
^ J + (gmz-gmiyCi ' s \s-=jw (6.28) 
From the above equation, the condition and frequency of oscillations are 
obtained as: 
Condition of oscillation 
gm2= gnti - gm (soy) (6.29) 
and Frequency of Oscillation 
_ r^mi gm4^]/i 
"^^  ~ ^ C1C2 ^ (6.30) 
= ^ , (^ Cl = C2 = C and gmx = grm = gm) 
The phase relationship between Vi and V2 is obtained from 
V\is) U-/W •' <wc (6.31) 
It cleaiiy demonstrates that the voltage V2 is leading Vi by 90^. Thus, the 
TGC-circuit realizes a sinusoidal quadrature oscillator. 
6.4.2 Realization of three-phase TGC-sinusoidal oscillator 
To illustrate the realization of multiphase TGC oscillators, we consider the case 
of only a three-phase oscillator. It is shown that the basic scheme suggested for the 
realization of MPSOs in Section 5.2 may also be used with the transconductance 
elements replacing OTAs. 
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Consider the basic scheme of Fig. 53(a) for the realization of a three-phase 
oscillator. The TGC-circuit for obtaining the inverting first-order low-pass transfer 
function is shown in Fig. 6.18(a) and is characterized by 
^ ^ s + gmz/C (6.32) 
with a - gmi/C and gm2^Ci 
Utilizing the results of Table 5.1, the condition and frequency of oscillations are 
gml = 2g^2 
and 
The complete circuit realization is shown in Fig. 6.18(b), which uses only six 
inverting TEs and three equi-valued grounded capacitors. 
6.5 Concluding Remarks 
At present, great interest is being shown by the circuit designers in the design 
and implementation of high frequency analog circuits to suit monolithic implementa-
tion, perticularly, in the CMOS technology. Probably, no class of filters suits such 
requirements better than the transconductor-capacitor circuits considered in this 
thesis, particularly, for higher frequency applications. Since the last couple of years, 
even among this class of networks, the TGC-circuits are drawing greater attention. As 
has been pointed out earlier, this is because such circuits retain the attractive features 
of the OTA-C realizations and present some additional advantages in terms of IC 
implementation. 
The TE-C circuits can either be derived from the OTA- based circuits directly 
or through some minor modification. In fact, most of the techniques used in the design 
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of OTA-C circuits are also found applicable to the TE-C/TGC circuits. In addition, by 
clever design of TEs, such as through the supression of internal nodes of the TE, the 
bandwidth of the device may be made in the range of gega hertz. This makes the 
satisfactory performance of the TE-C circuits possible in the range of a few hundred 
megahertz. 
In this chapter, we had considered the realization of immittance simulators, 
useful building blocks, filters and MPSOs. We had notspecifically taken the realization 
of higher-order filters through the element substitution technique, operational simula-
tion of LC-ladders or coupled biquad techniques. It may, however, be said that such 
realizations are also conveniently possible in the TE-C form by using the realization 
methods discussed in Chapter 3 and 4 for the OTA-C class of networks. For example, 
the following circuits have directly been obtained, based on the operational simulation 
of ladders : 
(a) The CMOS TGC eighth-order band-pass ladder filter of Fig. 6.19, through the 
methodgiven in Reference 86. 
(b) The CMOS TGC fourth-order high-pass ladder filter of Fig,6.20, from the Fig, 
oB.13of this thesis. 
(c) The CMOS TGC fourth-order low-pass ladder filter of Fig. 6.21, from tlie 
methodgivenin Reference 77. 
Finally, it maybe concluded that most of the OTA-C techniques developed for 
the realization of filters and oscillators in the OTA-C form also applicable, either 
directly or after minor modification, to give the corresponding TE-C networks. 
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CHAPTER? 
CONCLUSIONS 
The monotonically increasing size and complexities of modem electronic sys-
tems, coupled by more and more stringent specifications, have made it essential to 
implement these systems with circuits, which can provide extremely high quality and 
reliable performance within reasonable cost. The rescue to the circuit designer from 
this dilemma has been provided by the VLSI technology. The advantages of high density 
IC technology is mainly in terms of high performance and reliability within low cost and 
compact size. As a result, an ever increasing number of circuits and systems, both in 
analog and digital form, are being implemented in the microminiaturized form. Many 
of the modem electronic systems of today employ, both, digital as well as analog 
subsystems. This in turn has posed a direct challenge to the circuit designer not only 
towards the design of high performance systems, but also towards having the design of 
analog and digital circuits implemeritable on the same semiconductor chip in tlie 
contemporary IC technologies, such as CMOS, system design for MOS/CMOS- im-
plementation has already matured in the VLSI technology. However, great challenge 
is still existing for the analog designers to provide realization schemes, which may suit 
their VLSI implementation 
The switched capacitor networks have shown acceptability towards high density 
integration. However, these circuits are more suitable for low-frequency applications. 
However, the transconductance-capacitor circuits have recently drawn great attention, 
and the OTA-C and the TE-C circuits are exhibiting great potential towards the 
building of high frequency continuous lime monolithic filters. Such circuits not only 
give high performance and provide convenient monolithic implementation in the 
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contemporary IC technologies, but also have some additional significant advantages. 
TTiey have much superior high frequency performance compared to the SCNs. 
Moreover, tunability has always been a very important aspect of analog circuits. This 
becomes still more significant when the circuits are microminiturized. The OTA-C/TE-
C circuits provide very convenient and wide-range electronic tunability (practically 
tested in this thesis over three decades) through bias control. The bias may be voltage 
or current depending upon whether the technology used is MOS/CMOS or bipolar. 
The work conducted in this thesis was basically aimed at giving circuit realiza-
tions to meet the above stated objectives. 
7.1 Main Results of the Thesis 
The work reported in this thesis is basically concerned with the realization of 
transconductance-capacitor networks, which suit monolithic implementation. The 
main results of the investigations are as follows. In Chapter 1, the basic motivation for 
taking up the present work had been brought out A concise review of the broad 
synthesis techniques being used in the design of OTA-C and TE-C circuits was included. 
In carrying out the investigations, it had been assumed that proper transconductance 
devices, capacitors and switches, conveniently implementable in MOS/CMOS form, 
are already available. Therefore, only a brief description of such devices has been 
included. The effects of temperature and voltage variations were discussed. The 
significance of electronic tuning, particularly, for monolithic circuits was emphasized. 
Finally, the scope of the work taking up in the thesis was outlined. 
In Chapter 2, the OTA-C simulation of important immittance simulators was 
considered, both in the grounded as well as floating forms. The main motivation had 
been to subsequently use such simulators in the realization of monolithic filters and 
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oscillators in Chapter 3 through Chapter 5. Besides this, the simulators may also be 
employed in the realization of unconventional element functions, and also in the 
convenient realization of large-valued elements, which are otherwise impractical to 
implement in the IC-form. 
Basically, two techniques were given for the realization of grounded immittance 
simulators. These were subsequently employed in the realization of (i) inductor and 
inductor-based circuits, by either using OTA-C elements or an OTA-OA combination, 
(ii) FDNR and FDNR-based circuits in the OTA-C form, and (iii) FDNC and FDNC-
based circuits, both in the OTA-C and OTA-OA forms. 
Three techniques were given for the realization of floating immittance 
simulators. The techniques were then used in the realization of floating inductor and 
inductor- based circuits, FDNR and FDNR-based circuits and FDNC and FDNC-
based circuits, as was done earlier for the grounded simulators. It is now well known in 
technical literature that the realization of floating immittances suffers from the use of 
excessive component count and stringent matching constraints. The floating simulators 
realized in the thesis were found to obviate the above mentioned drawbacks to a very 
large extent 
All the immittance simulators were found to have attractive sensitivity figures 
and wide- range electronic tunability with bias-control. Some practical considerations 
were examined, pertaining to the non-idealness in the buffers and the effect on 
performance of the 'all-active' realizations due to the limited frequency range of 
operation of OAs. Both experimental, as well as, simulation results (based on PSPICE) 
were included. In general, these were found to provide good conformity with the design 
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Chapter 3 was mainly concerned with the realization of higher- order OTA-C 
filters using the ladder simulation and the multiloop feedback/coupled biquad ap-
proaches. As in all the ladder simulation approaches, the starting point is either the 
LC- prototype or its transformed version, element substitution is performed in such a 
manner that the resulting realizations only requires transconductances and capacitan-
ces, which subsequently leads to the microminiaturised implementation of ladder 
filters. The substitution may be made of the circuit element (ideal components) or of 
the element-combinations (non-ideal form). For this purpose, the various ideal and 
non-ideal immittance simulators, both in the grounded as well as floating forms, may 
be used. Such simulators had already been realized and studied in detail in Chapter 2 
and were employed in the realization of the OTA-C ladder structures. It was found that 
the substitution of element combination, through the use of non-ideal simulators, 
generally provided more attractive realizations in terms of count of active and passive 
devices. Also, the effect of parasites was minimal and accountable. 
The following three approaches were used in the ladder simulations :- (i) 
L-based approach, (ii) FDNR-based approach, and (iii) FDNC-based approach. 
Moreover, in each case, the realization of higher-order low-pass, high-pass and band-
pass ladders was considered. A comparative study of the three ladder simulation 
approaches was made. In general, it was found that the suitability of a particular 
simulation approach not only depended upon the topology, but also the placement of 
circuit elements in the ladder structure. Simulation results were obtained on some 
selected ladders and were found to be in good agreement with the theory. 
Leap-Frog technique was given for the realization of OTA-C high- pass func-
tions. This was mainly because the operational simulation of BP and LP ladders is 
already available in the technical literature. Finally, the Follow- The-Leader-Feedback 
238 
technique was considered for the realization of FLF-filters in the OTA-C form. 
Simulation studies were made and were found to give convincing results. 
In Chapter 4, the cascade form synthesis technique using high level of 
modularity was considered. It required the basic building blocks with high level of 
versatility. For the purpose, realization scheme for OTA-C biquadratic filters (UBFs) 
was presented. In turn, it was used in obtaining two multifunctional UBFs. Each UBF 
was shown to be highly versatile and provided all the standard second-order filter 
responses, viz., LP, HP, BP, BE and AP. The performance features were studied and 
practical considerations, such as, wide range electronic tunability, sensitivity perfor-
mance, effect of non-ideal buffer and effect of temperature, were critically examined. 
The UBF-I was also designed and tested in the laboratory with satisfactory results. 
Novel circuit for C-multiplier were given, both for grounded as well as floating C's, 
These were shown to provide a convenient method of extending the frequency range 
of operation of second- order filters, providing convenience in the designs for lower 
frequencies and also in lending fine-tuning. 
As has been pointed out in the earlier part of the thesis, the present trend is to 
have digital and analog subsystems of a complex electronic system available on the same 
VLSI chip. In order to achieve this aim, a highly modular approach to the design of 
higher-order OTA-C filters was considered. This OTA-C cascade form of synthesis was 
shown to be very attractive for the implementation of OTA-C filters in the CMOS 
technology. For testing the suggested scheme, a fourth-order filter was designed 
alongwith the switching arrangement Lacking IC fabricational facilities, the system was 
improvised, including the switching arrangement, with discrete ICs and good quality 
capacitors and tested in the laboratory. The filter was found to give results in close 
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agreement with the design. A generalized scheme to suit monolithic fabrication of the 
proposed system was also discussed in detail. 
The realization and study of wide range electronically tunable OTA-C oscil-
lators were considered in Chapter 5. The basic emphasis was on the realization of 
multi-phase sinusoidal oscillators (MPSOs). It was shown that the UBF-I, considered 
in the previous chapter, could easily be converted into a sinusoidal oscillator through 
the appropriate grounding of appropriate circuit node. The realization scheme for a 
multi-phase sinusoidal oscillator (MPSO) was given. The basic scheme was shown to 
realize MPSOs of odd-order only. However, by providing inverters at the outputs of 
an nth-order MPSO (odd n), an even MPSO of (2 x n)-phases may conveniently be 
obtained. The scheme was employed in obtaining practical circuits of two OTA-C three 
phase sinusoidal oscillators. The six-phase sinusoidal oscillators were also realized from 
these three-phase oscillators through the use of inverters. 
A scheme was also suggested for the realization of oscillators with quadrative 
outputs. It was subsequently used in deriving two circuits of quadrature oscillators with 
convenient wide-range electronic tunability. The circuit performance was studied in 
detail. Realization of four-phase oscillator was made from the quadrature oscillators 
through the use of inverters. 
The single-phase, three-phase and the quadrature oscillators were also designed 
and tested in the laboratoiy. In all the three cases, the following attractive features were 
observed : 
(1) All the circuits provided good quality sinusoidal outputs; 
(2) Convenient tunability with bias-control was exhibited, practically over three 
decades of frequency range of operation; 
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(3) The oscillator's outputs were highly stable and had constant amplitude over a wide 
range of frequency variations. 
In the recent times transconductance elements (TEs) are providing a more 
convenient alternative to the OTAs in the realization of transconductance-capacitance 
circuits. This is mainly because that the TE-C circuits practically retain all the attractive 
features of the OTA-C elements, and provide some additional advantages. The TE 
itself occupies a much lesser silicon area on the chip and this in turn reduces the chip 
area in the implementation of TE-C circuits. Besides this, TE's are now available with 
very high bandwidths, even upto gegahertz range. As a result, TE- C circuits have been 
built to provide reliable signal processing upto a few hundreds of megahertz in the 
CMOS technology. In addition, in case only grounded capacitors are used in the TE-C 
circuits, more convenient IC implementation becomes obvious of such TGC-circuits. 
In Chapter^, the realization of TE/TGC-based circuits was considered in detail. 
TGC-circuits were given for the realization of ideal grounded inductor, negative 
impedance converter (NIC) and generalized impedance converter (GIC). The general 
schemes of Chapter 2 for the realization of grounded and floating immittance 
simulators were shown to be applicable in the TE-C case also. To illustrate the point, 
grounded and floating ideal inductors in the TGC-form were derived and studied. The 
TGC-circuit for the NIC was given. From it, circuits of negative resistance, negative 
inductance and negative capacitor were obtained. The TGC realization of GIC was 
given. It was subsequently used in deriving a number of useful circuits of inductor, 
FDNR and FDNC. Realization of some important basic building blocks were con-
sidered. Generalized inverting/non-inverting multifunctional blocks were presented. 
These were used in realizing fixed gain and tunable inverting amplifiers, differentiator, 
integrator, low-pass and high-pass sections. It was observed that the circuits derived 
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from the generalized scheme had the drawback of using a large number of component 
count To obviate this drawback, some low component realizations were given for 
differentiator, low- pass, high-pass and all-pass sections. Simulation results were ob-
tained on the first-order filter sections. These were found to be in close agreement with 
the theory. 
The realization and study of some multifunctional biquadratic filters was con-
sidered. The TGC-version of the well known KHN- Biquad (MBF-I) was obtained. It 
conveniently provided the standard LP, HP, BP and BE responses. The sensitivity 
studies demonstrated the circuit to have low and attractive sensitivities. Another TE-C 
multifunctional biquadratic filter was also realized. It was shown to give all the standard 
second- order responses simply by feeding the signal(s) to appropriate input nodes and 
grounding the remaining input nodes, lliis circuit was also shown to have identically 
low sensitivity figures as that of the previous circuit, i.e., MBF-I. The MBF-II was 
designed and its simulation was made with PSPICE. All the results on LP, HP, BP and 
BE cases were found to confirm the validity of the theory. 
Finally, the realization of TGC-oscillator was considered. A TGC- quadrature 
oscillator was derived from a well known technique. The oscillating frequency was 
found directly proportional to the transconductance of the TE and inversely propor-
tional to the grounded C's. The circuit has wide range tunabilily either by controlling 
the transconductance gain, or through the grounded capacitors, by employing the 
C-multiplier of Chapter 4. The realization schemes for the MPSOs were also shown to 
be applicable to the realization of TGC-sinusoidal oscillators. It was illustrated by 
realizing three-phase TGC oscillator. 
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The chapter was basically aimed at the realization of different types of TE-C 
and TGC-circuits. It was clearly demonstrated that a large number of circuits can 
conveniently be obtained in the desired form through the known techniques on the 
OTA-C filters. However, some of these realizations, particularly in the TGC- form, 
require an exorbitant number of TEs. In such cases, better alternatives may be worked 
out The realization and f>erformance studies of the transconductor-capacitor class of 
networks further demonstrated the following attributes of the circuits : 
(1) In general, the circuits are characterized by wide range electronic tunability of 
important filter parameters over several decades. 
(2) The second-order filter circuits possess the versatility of providing multifunctional 
responses, and at the same time, employ a low count of active/passive components. 
(3) The circuits have reliable high-frequency performance. Low-frequency design, 
within the constraints of MOS technology, is also possible through the use of 
C-multipliers. This makes these realizations suitable over a wide range of operation 
(4) The use of OTAs, both as DVCCS and DVCVS, generally makes the circuit 
realizations simple, in terms of low component count, Also, their circuit design is 
relatively simple. 
(5) In general, the circuits are characterized by low sensitivity properties. 
(6) Only, OTAs/TEs, capacitors/ratioed capacitors and, in some cases, electronic 
switches are used in the filter implementation. Since all these components are 
convenient to fabricate in the MOS/CMOS- technology, this class of networks has 
a great potential towards the realization of analog systems in the VLSI form. 
7.2 Scope For Further Work 
Keeping in view the results of the work presented in the thesis and also that 
available in the technical literature, some problems for further investigation are being 
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suggested. These may contribute to some important work in the area of continuous time 
analog monolithic circuits 
(1) In this thesis, the effect of the first-pole of the OTA/TE have not been taken into 
consideration. The use of such a pole in the design has already been made exten-
sively in the case of OA-C circuits. Work may be conducted on utilizing this 
dominant-pole model of the OTAs/TEs in designing circuits for still superior higher 
frequency applications. The wider range tunability provided by the transconduc-
tance amplifier may be utilized effectively in such a design to compensate for the 
inherent spread in the circuit parameters of integrated amplifiers. This aspect was 
not possible in the OA case, which mainly lead to the non-acceptability of OA-C 
circuits in the industry. 
(2) Tuning algorithms, particularly,for higher-order circuits derived through the 
modular approach, have not been considered in this thesis.In the actual implemen-
tation of such schemes, the incorporation of tuning algorithms becomes extremely 
important Some tuning algorithms are already available in the technical literature. 
However, it is felt that more comprehensive work is still required in this direction. 
(3) Better design techniques of the transconductance amplifier can lead to great 
improvements in the frequency range of operation in the corresponding realiza-
tions. One such technique was given in Reference 101 for the design of CMOS TE-C 
high frequency filters, which were shown to have reliable operation upto few 
hundreds of megahertz. Similar work may be carried out for different class of filters 
and other circuits considered in this thesis. 
(4) In the realization of second-order filters and their applications towards higher order 
filter realization, dynamic range consideration were not included. Detailed studies 
maybe made of such performance aspects, llicsc considerations may also be carried 
out for other higher-order realizations using conductance amplifiers for ladders, 
coupled biquads, etc. 
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